HDC HE 10 MS Search Results
HDC HE 10 MS Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
he10Contextual Info: Contents RockStar Kits RockStar® kits RockStar® Kits Overview E.2 Kits with HA inserts E.4 Kits with HE inserts E.8 Kits with HSB inserts E.28 E E.1 RockStar® kits Overview RockStar® Kits + + E HDC Kits are standardized sets of components for constructing |
Original |
1PG29G 29-MS68 1PG21G 21-MS68 he10 | |
BCM 4335
Abstract: relay btk 1012 ADP 3208 bcm 3380 btk 1012 1664810000 97ATEX6007X DIN EN 60999-1 HD 11070 moduflex
|
Original |
||
BCM 4335Contextual Info: RockStar inserts Contents RockStar® inserts RockStar® inserts HA series – the slim connectors B.2 250 V 22 A B 3 – 48 poles HE series – the universal connectors B.16 500 V 24 A 6 – 48 poles HEE series – high contact density B.30 500 V 16 A 10 – 46 poles |
Original |
||
hd63463
Abstract: TAG3_ equivalent smd DA RN
|
OCR Scan |
D63463------------Hard 16-bit DK812S hd63463 TAG3_ equivalent smd DA RN | |
upd7261
Abstract: IR31D 7261b 7261a smd bt2 mpD7261 uPD7261A
|
OCR Scan |
uPD7261A uPD7261B jiPD7261A PD7261B upd7261 IR31D 7261b 7261a smd bt2 mpD7261 | |
CPU Zilog
Abstract: z8010
|
OCR Scan |
TMPZ80C47P TMPZ80C47P ST506 ADO--15 PZ80C PZ80C47P CPU Zilog z8010 | |
MC6898Contextual Info: MOTOROLA • i SEMICONDUCTOR TECHNICAL DATA MC6898 Technical Summary Cable Driver/Receiver The MC6898 is a peripheral device providing single-ended, 48-mA, small computer system inter face SCSI cable drivers/receivers in a single chip. The MC6898 is used to interface the MC68HC99 |
OCR Scan |
MC6898 MC6898 48-mA, MC68HC99 MC68OR | |
D6346Contextual Info: HITAC H I/ MCU/nPU DeT| 4 4 ^ 5 0 4 4496204 HITACHI/ MCU/MPU 92D 12452 HD63463-H D C H a r d Disk Controller DESCRIPTION The HD63463 (HDC: Hard Disk Controller) is a CMOS device developed for use as a peripheral L S I for the 16-bit microprocessor HD68000 (M PU: Microprocessing U nit). The |
OCR Scan |
HD63463------------H HD63463 16-bit HD68000 HD68450 ST506/ST412/ST412HP T-52-33-11 D6346 | |
1736a
Abstract: ATT ORCA fpga ATT3000
|
OCR Scan |
ATT1700A ATT3000 20-pin ATT1736A ATT1736A; ATT1765A ATT17128A~ 1736a ATT ORCA fpga | |
U17739E
Abstract: 78k0 u17516e eeprom u17516e 78F0504A PD78F0501A PD78F8027 u18274e PD78F0515A 78F0839 78F0511A
|
Original |
PD78F802x, 78F803x 78F802x, -PreliminaryPD78F8026 PD78F8026 PD78F8027 PD78F8028 U17739E 78k0 u17516e eeprom u17516e 78F0504A PD78F0501A u18274e PD78F0515A 78F0839 78F0511A | |
78F0501A
Abstract: P549A 78F8026 PD78F8027 78F0504A 78f0503 78F0507 PD78F802x PD78F8026 U17516J
|
Original |
PD78F802x, 78F803x PD78F8026 PD78F8027 PD78F8028 78F0501A P549A 78F8026 78F0504A 78f0503 78F0507 PD78F802x U17516J | |
|
Contextual Info: Philips Semiconductors Product specification 320 macrocell SRAM CPLD PZ3320C/PZ3320N FEATURES DESCRIPTION • 320 macrocell SRAM based CPLD The PZ3320 device is a m em ber of the CoolRunner fam ily of high-density SRAM -based CPLDs Com plex Program mable Logic |
OCR Scan |
PZ3320C/PZ3320N PZ3320 LQFP160: OT435-1 | |
|
Contextual Info: INTEGRATED CIRCUITS [M m s ^ e eI It Xiiinx has acquired the entire Philips CoolRunner Low Power CPLO Product Family« For more technical or sales Information; piease see: www.xilinx.com XCR3320 320 macrocell SRAM CPLD Product specification Supersedes data of 1998 Jul 22 |
OCR Scan |
XCR3320 XGR3320 | |
XC-2064-50
Abstract: QILE68P-410T QILE68P410T QILE-84P-410T
|
OCR Scan |
68/84-pin thresho821542-1 QILE68P-410T QILE84P-410T M2064/18 XC-2064-50 QILE68P410T QILE-84P-410T | |
|
|
|||
grid tie inverters circuit diagrams
Abstract: INR 10D 182 ATT3000 2332 prom LS 5208 pinout SI 3105 A ATT3020 ATT3030 ATT3042 ATT3064
|
OCR Scan |
ATT3000 XC3000 XC3100 grid tie inverters circuit diagrams INR 10D 182 2332 prom LS 5208 pinout SI 3105 A ATT3020 ATT3030 ATT3042 ATT3064 | |
|
Contextual Info: Advance Data Sheet February 1993 £ = — AT&T Microelectronics Optimized Reconfigurable Cell Array ORCA Series Field-Programmable Gate Arrays Features • High density: 3500 to 22,000 usable gates ■ High I/O: up to 288 usable I/O ■ High performance: 80 MHz system clock rate |
OCR Scan |
16-bit DS92-099FPGA | |
gc 7137 ad
Abstract: transistor c5200 c5200 transistor TTC 5200 C5200 LC1 D18 P7 HC 148 TRANSISTOR ATIC 164 D2 44 pin
|
OCR Scan |
XC5200 distribution156 PQ160 TQ176 PG191 HQ208 PQ208 PG223 BG225 HQ240 gc 7137 ad transistor c5200 c5200 transistor TTC 5200 C5200 LC1 D18 P7 HC 148 TRANSISTOR ATIC 164 D2 44 pin | |
AMD K6Contextual Info: ADV MI C R O PLA/PLE/ARRAYS 13E' D | 0 2 5 7 5 2 b 0 0 2 3 7 7 3 ñ 3000 SERIES FAMILY OF PROGRAMMABLE GATE ARRAYS PRELIM INARY D ISTIN C TIVE * • ♦ • C H A R AC TERISTIC S Second generation user-programmable gate • array • Flexible array architecture |
OCR Scan |
T-46-13-47 175-Pin AMD K6 | |
smd marking BA13
Abstract: smd marking G28 ad38 SMD qml-38535 marking ZZA SMD MARKING CODE P28 TR AK40 smd code AA5 smd marking CODE G28 MO-192-BAU-1
|
OCR Scan |
DIGITAL3BCB228 XQ4062XL-3NBG432 XQ4062XL-3NHQ240 smd marking BA13 smd marking G28 ad38 SMD qml-38535 marking ZZA SMD MARKING CODE P28 TR AK40 smd code AA5 smd marking CODE G28 MO-192-BAU-1 | |
XCS200 FPGAContextual Info: HXILINX XC5200 Series Field Programmable Gate Arrays December 10, 1997 Version 5.0 Product Specification Features • • Low-cost, process-optimized, register/latch rich, SRAM based reprogrammable architecture - 0.5pm three-layer metal CMOS process technology |
OCR Scan |
XC5200 XC5202 XC5204 XC5206 XC5210 XC5215 PQ100 VQ100 TQ144 PG156 XCS200 FPGA | |
8086 assembly language for serial port
Abstract: f82c721 82C721 uPD720658 nec upd765 application note 82c711 nec floppy circuit SERL BK RD AU OA NS16450 uPD72065B
|
OCR Scan |
82C721 100-Pin F82C72Ã S2C721 DS164 8086 assembly language for serial port f82c721 82C721 uPD720658 nec upd765 application note 82c711 nec floppy circuit SERL BK RD AU OA NS16450 uPD72065B | |
|
Contextual Info: ANALOG D E V IC E S FEATURES Internal Isolating Transformers Military Temperature Range Three Accuracy Options 14-Bit or 12-Bit Resolution High, Continuous Tracking Rate 32-Pin Welded Metal Package Hermetically Sealed Ratiometric Conversion Laser Trimmed - No External Adjustment |
OCR Scan |
14-Bit 12-Bit 32-Pin SDC/RDC1740/1741/1742 SDC/RDC1767 SDC/RDC1768 SDC/RDC1740/41/42 OSC1758 | |
|
Contextual Info: IM P O R T A N T N O TIC E All new designs should use XC3000A or XC3100A. Information on XC3000 and XC3100 is presented here as reference for existing designs. £ x il in x XC3000, XC3000A, XC3000L, XC3100, XC3100A Logic Cell Array Families Product Description |
OCR Scan |
XC3000A XC3100A. XC3000 XC3100 XC3000, XC3000A, XC3000L, XC3100, XC3100A | |
|
Contextual Info: Spartan and SpartanXL Families Field Programmable Gate Arrays £ XILINX January 6 , 1999 Version 1.4 Prelim inary Product Specification Introduction • The S partan Series is the first high-volum e production FPGA solution to deliver all the key requirem ents for ASIC |
OCR Scan |
5M-1994 M0-151-BAL-2 | |