HARVARD ARCHITECTURE Search Results

Contextual Info: ANALOG D E V IC E S □ SHARC Super Harvard Architecture Computers ADSP-21060/ADSP-21062 SUMMARY High Performance Signal Processor for Speech, Sound, Graphics, and Imaging Applications Super Harvard Architecture— Four Independent Buses for Dual Data, Instructions, and I/O

cop interface

Abstract: 56800E DSP56800E DSP56800ERM DSP56854 DSP56854FG120 DSP56854PB "quad Timer"
Contextual Info: Digital Signal Controllers 56854 Target Applications > Stand-alone MP3 player > Voice processing > Multiprocessor telephony systems > Digital telephone answering device The 56800E core is based on a Harvard-style architecture consisting of three execution

Contextual Info: STLUX385A Digital controller for lighting and power conversion applications with 6 programmable PWM generators, 96 MHz PLL, DALI Datasheet - production data • Integrated microcontroller – Advanced STM8 core with Harvard architecture and 3-stage pipeline

sharc ADSP-21xxx

Abstract: ipac ADSP-2100 ADSP-21060 ADSP-21061 ADSP-21062 ADSP-21065L ADSP-21160 ADSP-21161N sharc ADSP-21xxx architecture INSTRUCTION SET
Contextual Info: PRELIMINARY TECHNICAL DATA a DSP Microcomputer ADSP-21161N Preliminary Technical Data SUMMARY High performance 32-bit DSP—applications in audio, medical, military, wireless communications, graphics, imaging, motor-control, and telephony Super Harvard Architecture—four independent buses

00FF

Abstract: ADSP-21000 ADSP-21020 ADSP-21060 ADSP-21061 ADSP-21062
Contextual Info: ADSP-21061 SHARC Preliminary Data Sheet October 1996 For current information contact Analog Devices at 617 461-3881 ADSP-21060/62 SHARC ADSP-21061 ADSP-21061 Super Harvard SHARC Architecture Computer PreliminaryData Information Preliminary Sheet SUMMARY

m15m R2

Abstract: ADSP-21XXX architecture ADSP-21020 adsp21020kg133
Contextual Info: ANALOG ► DEVICES 32/40-Bit IEEE Floating-Point DSP Microprocessor ADSP-21020 FEATURES Superscalar IEEE Floating-Point Processor Off-Chip Harvard Architecture Maximizes Signal Processing Performance 30 ns, 33.3 MIPS Instruction Rate, Single-Cycle Execution

Contextual Info: DSP Microcomputer ADSP-21160 ANALOG DEVICES Preliminary Technical Data SUMMARY KEY FEATURES . H igh performance 32-bit D SP— applications in audio, medical, m ilitary, graphics, imaging, and communication . Super Harvard Architecture— four independent

ADSP-21000

Abstract: ADSP-21060 reference manual ADSP-21062 ADSP-21060 ADSP-21060L ADSP-21062L
Contextual Info: a ADSP-2106x SHARC DSP Microcomputer Family ADSP-21062/ADSP-21060 SUMMARY High Performance Signal Processor for Communications, Graphics, and Imaging Applications Super Harvard ARchitecture Computer SHARC — Four Independent Buses for Dual Data Fetch,

ADSP-21000

Abstract: ADSP-21060 ADSP-21060L ADSP-21062 ADSP-21062L
Contextual Info: ADSP-2106x SHARC DSP Microcomputer Family ADSP-21062/ADSP-21060 a SUMMARY High Performance Signal Processor for Communications, Graphics, and Imaging Applications Super Harvard ARchitecture Computer SHARC — Four Independent Buses for Dual Data Fetch,

sharc ADSP-21xxx general block diagram

Abstract: ADSP-21xxx most sharc ADSP-21xxx ADSP-21160 ADSP21161N ADSP-21161N sharc ADSP-21xxx architecture, INSTRUCTION SET, A
Contextual Info: S DSP Microcomputer ADSP-21161N a SUMMARY High Performance 32-Bit DSP—Applications in Audio, Medical, Military, Wireless Communications, Graphics, Imaging, Motor-Control, and Telephony Super Harvard Architecture—Four Independent Buses for Dual Data Fetch, Instruction Fetch, and

Contextual Info: 32/40-Bit IEEE Floating-Point DSP Microprocessor ADSP-21020 ANALOG DEVICES FUNCTIONAL BLOCK DIAGRAM FEATURES Superscalar IEEE Floating-Point Processor Off-Chip Harvard Architecture Maxim izes Signal Processing Performance 30 ns, 33.3 MIPS Instruction Rate, Single-Cycle

ADSP-21061LKSZ

Abstract: sad diode marking b12 RPBA 01 marking c08 ADSP-21000 ADSP-21060 ADSP-21061 ADSP-21061L ADSP-21062 Marking Code h06
Contextual Info: a Commercial Grade SHARC Family DSP Microcomputer ADSP-21061/ADSP-21061L SUMMARY High performance signal processor for communications, graphics, and imaging applications Super Harvard Architecture Four independent buses for dual data fetch, instruction fetch, and nonintrusive I/O

ADSP-21010

Abstract: ADSp21010 MRF 277 DMD29
Contextual Info: ANALOG DEVICES FEATURES Superscalar IEEE Floating-Point Processor Off-Chip Harvard Architecture Maximizes Signal Processing Performance 80 ns, 12.5 MIPS Instruction Rate, Single-Cycle Execution 37.5 MFLOPS Peak, 25 MFLOPS Sustained Performance 1024-Point Complex FFT Benchmark: 1.54 ms

OJP 201

Abstract: a32137
Contextual Info: A36F-21060 Industrial DSP Microcomputer Family ADSP-21060C/ADSF-21060LC ANALOG DEVICES Preliminary Technical Data SUMMARY High Performance Signal Processor for Communica­ tions, Graphics, and Imaging Applications Super Harvard Architecture Four Independent Buses for Dual Data Fetch,

Contextual Info: ADSP-2106x SHARC DSP Microcomputer Family ADSP-21062/ADSP-21060 ANALOG DEVICES SUMMARY High Performance Signal Processor for Communica­ tions, Graphics, and Imaging Applications Super Harvard ARchitecture Computer SHARC — Four Independent Buses for Dual Data Fetch,

Contextual Info: a Commercial Grade SHARC Family DSP Microcomputer ADSP-21061/ADSP-21061L SUMMARY High performance signal processor for communications, graphics, and imaging applications Super Harvard Architecture Four independent buses for dual data fetch, instruction fetch, and nonintrusive I/O

DAC89EX

Abstract: dac86ex RBS 2111 ad42497 DAC0803 RBS 2101 ad429 AD427 AD4249 AD6422
Contextual Info: ADSP-2100 Family DSP Microcomputers ADSP-21xx a SUMMARY 16-Bit Fixed-Point DSP Microprocessors with On-Chip Memory Enhanced Harvard Architecture for Three-Bus Performance: Instruction Bus & Dual Data Buses Independent Computation Units: ALU, Multiplier/ Accumulator, and Shifter

986 t04

Abstract: schottky k04 P714 diode DIODE C06 15 ADSP-2116x ADSP-21160 ADSP-21160M ADSP-21160N diode Sr 26
Contextual Info: S DSP Microcomputer ADSP-21160N a SUMMARY High Performance 32-Bit DSP—Applications in Audio, Medical, Military, Graphics, Imaging, and Communication Super Harvard Architecture—Four Independent Buses for Dual Data Fetch, Instruction Fetch, and Nonintrusive, Zero-Overhead I/O

"Analog Multiplexer"

Contextual Info: CY8C24094, CY8C24794 CY8C24894, CY8C24994 PSoC Programmable System-on-Chip PSoC® Programmable System-on-Chip 1. Features XRES pin to support in-system serial programming ISSP and external reset control in CY8C24894 • Powerful Harvard-architecture processor

hmt design data book

Abstract: 10 uh 2A inductors usb flash drive block diagram microprocessor based temp controller circuit diagram of 16-1 multiplexer and explain cpu guidance CY8C21534-24PVXI Cypress touch 96 microfarad capacitor analog devices 6b
Contextual Info: PSoC Mixed-Signal Array Final Data Sheet CY8C21234, CY8C21334, CY8C21434, CY8C21534, and CY8C21634 Features • Flexible On-Chip Memory ■ Powerful Harvard Architecture Processor ❐ 8K Flash Program Storage 50,000 Erase/Write Cycles ❐ 512 Bytes SRAM Data Storage

AN2403

Abstract: CY8C21234 CY8C21334 CY8C21434 CY8C21534 CY8C21634
Contextual Info: PSoC Mixed-Signal Array Final Data Sheet CY8C21234, CY8C21334, CY8C21434, CY8C21534, and CY8C21634 Features • Powerful Harvard Architecture Processor ❐ ❐ ❐ ❐ M8C Processor Speeds to 24 MHz Low Power at High Speed 2.4V to 5.25V Operating Voltage

ADSP21000

Abstract: ADSP-21000 ADSP-21060 ADSP-21060C ADSP-21060LC ADSP-21061
Contextual Info: a ADSP-21060 Industrial SHARC DSP Microcomputer Family ADSP-21060C/ADSP-21060LC SUMMARY High Performance Signal Processor for Communications, Graphics, and Imaging Applications Super Harvard Architecture Four Independent Buses for Dual Data Fetch, Instruction Fetch, and Nonintrusive I/O

psoc CY8C29466 instruction set

Abstract: lpc 1343 f CY8C29466 program lpc 1343 f
Contextual Info: CY8C29466, CY8C29666 Automotive PSoC Programmable System-on-Chip Features • Automotive Electronics Council AEC Q100 qualified ■ Powerful Harvard-architecture processor ❐ M8C processor speeds up to 24 MHz ❐ Two 8 x 8 multiply, 32-bit accumulate

Contextual Info: CY8C21345, CY8C21645 CY8C22345, CY8C22345H, CY8C22645 Automotive PSoC Programmable System-on-Chip Automotive PSoC ® Programmable System-on-Chip™ Features Automotive Electronics Council AEC Q100 qualified Powerful Harvard-architecture processor ❐ M8C processor speeds up to 24 MHz