H.261 ENCODER CHIP Search Results
H.261 ENCODER CHIP Result Highlights (5)
| Part | ECAD Model | Manufacturer | Description | Download | Buy |
|---|---|---|---|---|---|
| PEF24628EV1X |
|
PEF24628 - SOCRATES Four-channel SHDSL EFM system-on-chip |
|
||
| GCM32ED70J476KE02L | Murata Manufacturing Co Ltd | Chip Multilayer Ceramic Capacitors for Automotive | |||
| GRM022R61C104ME05L | Murata Manufacturing Co Ltd | Chip Multilayer Ceramic Capacitors for General Purpose | |||
| GRM033D70J224ME01D | Murata Manufacturing Co Ltd | Chip Multilayer Ceramic Capacitors for General Purpose | |||
| GRM155R61H334KE01J | Murata Manufacturing Co Ltd | Chip Multilayer Ceramic Capacitors for General Purpose |
H.261 ENCODER CHIP Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
|
Contextual Info: VP2611 JANUARY 1996 ADVANCE INFORMATION DS3478 - 3.0 VP2611 H.261 ENCODER Supersedes version in June 1995 Digital Video & DSP IC Handbook, HB3923-2 FEATURES DESCRIPTION • Fully integrated H261 video encoder ■ Up to full CIF resolution and 30 Hz frame rates |
Original |
VP2611 DS3478 HB3923-2) VP2611 | |
VP510
Abstract: VP520 VP520S DS3487 H261 VP2611 VP2612 VP2614 VP2615 PAL colour coder block diagram
|
Original |
VP2611 DS3487 VP2611 VP510 VP520 VP520S H261 VP2612 VP2614 VP2615 PAL colour coder block diagram | |
DS3487
Abstract: H261 VP2611 VP2612 VP2614 VP2615 VP510 VP520 VP520S
|
Original |
VP2611 DS3487 VP2611 H261 VP2612 VP2614 VP2615 VP510 VP520 VP520S | |
MACROBIOCKContextual Info: MITEL VP2611 _ H.261 Encoder QPvynrnMni inrm o Supersedes June 1996 edition, DS3487 - 4.0 DS3487 - 4.1 December 1998 FEATURES DESCRIPTION • Fully integrated H261 video encoder ■ Up to full CIF resolution and 30 Hz fram e rates ■ Inputs YUV data in 8 x 8 sub block form at |
OCR Scan |
DS3487 VP2611 MACROBIOCK | |
|
Contextual Info: J'îV ’ ' 31 G F C Pi FSSFY JUNE 1993 S l M I C: « N l U C T l) K S PRELIMINARY INFORMATION DS3478 • 1.4 VP 2611 H .261 ENCODER FEATURES DESCRIPTION I Fully integrated H261 video encoder H Up to full CIF resolution and 30 Hz frame rates H Inputs YUV data in 8 x 8 sub block format |
OCR Scan |
DS3478 TheVP2611 | |
|
Contextual Info: M ITEL VP2611 _ H.261 Encoder SE M IC O N D U C T O R Supersedes January 1996 edition, DS3487 - 3.0 DS3487 - 4.0 June 1996 FEATURES DESCRIPTION • Fully integrated H261 video encoder ■ Up to full CIF resolution and 30 Hz frame rates ■ Inputs YUV data in 8 x 8 sub block format |
OCR Scan |
VP2611 DS3487 VP2611 | |
gc132Contextual Info: a i GEC PLESSEY SEPTEMBER 1994 PRELIMINARY INFORMATION S E M I C O N D U C T O R S DS3478 - 2.3 VP2611 H.261 ENCODER Supersedes version in December 1993 Digital Video & DSP 1C Handbook, HB3923-1 DESCRIPTION FEATURES Fully integrated H261 video encoder Up to full CIF resolution and 30 Hz frame rates |
OCR Scan |
DS3478 VP2611 HB3923-1) VP510 VP520CIF/QCIF VP2612 VP2614 VP2615 P2611 37bflS22 gc132 | |
|
Contextual Info: LSI LOGIC L64715 Two-Error Correcting BCH Encoder-Decoder Description The L64715 implements the forw ard error co r rection, bit filling and synchronization scheme specified in CCITT Consultative Committee on International Telephones and Telegraphs recom m endation H.261. The forw ard error |
OCR Scan |
L64715 L64715 44-Pin | |
|
Contextual Info: Si GEC PLESSEY S E M I C O N D U C T O R S VP2611 H.261 ENCODER Supersedes January 1996 Edition, DS3478 - 3.0 D E S C R IP TIO N FE A TU R E S Fully integrated H261 video encoder Up to full CIF resolution and 30 Hz frame rates Inputs YUV data in 8 x 8 sub block format |
OCR Scan |
VP2611 DS3478 VP510 VP520S VP2612 VP2614 VP2615 VP2611 CLK54) GH128 | |
|
Contextual Info: HMP8364 S E M IC O N D U C T O R PRELIMINARY H.261 Video CODEC June 1997 Features Description • Complete and Fully Compliant H.261 Codec Including Framing and BCH Error Detect/Correct The Harris H.261 Video Codec is a single-chip, high perfor mance integrated circuit that simultaneously encodes and |
OCR Scan |
HMP8364 | |
H.261
Abstract: Video controller TMS320C80 videostream decoders 1995 jpeg codec mean absolute difference TMS320C80 H.261 encoder chip H261
|
Original |
TMS320C80 SPRA161 H.261 Video controller TMS320C80 videostream decoders 1995 jpeg codec mean absolute difference H.261 encoder chip H261 | |
TMS320C80
Abstract: H.261 encoder chip H261 TMS320C82 mpeg coder audio layer 2 at&t video decoder mpeg
|
Original |
TMS320C80 SPRA161 H.261 encoder chip H261 TMS320C82 mpeg coder audio layer 2 at&t video decoder mpeg | |
H.263 encoder chip
Abstract: simple encoding circuit diagram H.261 decoder chip Variable Length Decoder VLD Video Frame rate Converter H.261 encoder chip
|
OCR Scan |
W9960C W9960CF W9960CF CA95134 H.263 encoder chip simple encoding circuit diagram H.261 decoder chip Variable Length Decoder VLD Video Frame rate Converter H.261 encoder chip | |
CCIR601
Abstract: ES4227 ES4228 LD11 LD12 mpeg processor
|
Original |
ES4228/ES4227 ES4228 ES4227 ES4228/ES4227 SAM0378-053001 CCIR601 LD11 LD12 mpeg processor | |
|
|
|||
|
Contextual Info: P ^ p iG E C PLESSEY ADVANCE INFORMATION S E MI CONDUCT ORS DS3511 -2.2 VP2612 VIDEO MULTIPLEXER Supersedes version in December 1993 Digital Video & DSP 1C Handbook, HB3923-1 The VP2612 Video Multiplexer forms part of the GPS chip-set for video conferencing, video telephony, and |
OCR Scan |
DS3511 VP2612 HB3923-1) VP2612 27MHz VP2611 37fcià | |
VMUXContextual Info: GEC PLESSEY S E M I C O N D U C T O R S W VP2612 VIDEO MULTIPLEXER Supersedes version in June 1995 Digital Video & DSP 1C Handbook, HB3923-2 FEATURES The VP2612 Video Multiplexer forms part of the GPS chip-set for video conferencing, video telephony, and |
OCR Scan |
VP2612 HB3923-2) VP2612 27MHz VP2611 VMUX | |
BT 2323 M ic pin configuration
Abstract: bt 2323 BT 2323 M ic data IC 4093 TMS 3450 4093 BP BT 2323 H bt 2323 m 4093 ic encoder 7272
|
Original |
SAA7102; SAA7103 SCA74 753505/02/pp76 BT 2323 M ic pin configuration bt 2323 BT 2323 M ic data IC 4093 TMS 3450 4093 BP BT 2323 H bt 2323 m 4093 ic encoder 7272 | |
BT 2323 M ic pin configuration
Abstract: BT 2323 M ic data ci 4093 D636S bt 2323 IC 4093 IC 4093 pin configuration CMOS 4091 ic bt 2323 m Variable Resistors 3362
|
Original |
SAA7102; SAA7103 SCA73 753505/01/pp76 BT 2323 M ic pin configuration BT 2323 M ic data ci 4093 D636S bt 2323 IC 4093 IC 4093 pin configuration CMOS 4091 ic bt 2323 m Variable Resistors 3362 | |
H.263
Abstract: 802.11b philips CMOS image sensor PAL G.711 multi S-Video Input lan RGB to NTSC/PAL Encoder CCIR656 RJ45 TAP UP Alpha numeric display rf communications, analog devices
|
Original |
CCIR656 RJ-45 H02989-1-5/04 H.263 802.11b philips CMOS image sensor PAL G.711 multi S-Video Input lan RGB to NTSC/PAL Encoder CCIR656 RJ45 TAP UP Alpha numeric display rf communications, analog devices | |
8x83104
Abstract: 8x8 vcp taser circuit T79 SMD SiS chipset 486 hep 154 8x8 inc FL221 8x831 Asg smd
|
OCR Scan |
1x030 15x15 8x83104 8x83104 8x8 vcp taser circuit T79 SMD SiS chipset 486 hep 154 8x8 inc FL221 8x831 Asg smd | |
|
Contextual Info: LSI LOGIC L64715 Two-Error Correcting BCH Encoder-Decoder Preliminary Description The L64715 implements the forward error cor rection, bit filling and synchronization scheme specified in International Consultative Committee for Telephones and Telegraphs |
OCR Scan |
L64715 L64715 44-Pin | |
Bt852KTF
Abstract: 3582056 CCIR-624 BT852 4433619 crystal CCIR624-4 ATC 2857 F BT856 mallory date code CCIR601
|
Original |
Bt852 Bt852 M60Hz Bt852KTF 3582056 CCIR-624 4433619 crystal CCIR624-4 ATC 2857 F BT856 mallory date code CCIR601 | |
|
Contextual Info: GEC PLESSEY Si S I M I < O N D L C T O K S VP2614 H.261 VIDEO DE-MULTIPLEXER Supersedes version, in June 1995 Digital Video & DSP 1C Handbook, HB3923-2 DESCRIPTION FEATURES The V P 2614 Video De-Multiplexer forms part of the GPS chip set for video conferencing, videotelephony, and multime |
OCR Scan |
VP2614 HB3923-2) VP2614 37bflS22 | |
ES4408
Abstract: ac3 downmix decoder HD10 HD11 HD15
|
Original |
ES4408 ES4408 SAM0241-052101 ac3 downmix decoder HD10 HD11 HD15 | |