Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    FLIP FLOP T Search Results

    FLIP FLOP T Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    9001DM/B
    Rochester Electronics LLC 9001 - Flip-Flop/Latch PDF Buy
    74ACT11175DW
    Rochester Electronics LLC 74ACT11175 - D Flip-Flop PDF Buy
    54F175/B2A
    Rochester Electronics LLC 54F175 - Quad D Flip-Flop PDF Buy
    9022DC
    Rochester Electronics LLC 9022 - Dual JK Flip Flops PDF Buy
    54ACT825/QLA
    Rochester Electronics LLC 54ACT825 - 8-Bit D Flip-Flop PDF Buy

    FLIP FLOP T Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    T74LS74

    Abstract: T54LS74AD2
    Contextual Info: DUAL D-TYPE POSITIVE EDGETRIGGERED FLIP-FLOP DESCRIPTION The T54LS/T74LS74A dual edge-triggered flip-flop utilizes Schottky TTL circuitry to produce high speed D-type flip-flops. Each flip-flop has individual clear_and set inputs, and also complementary Q


    OCR Scan
    T54LS/T74LS74A T74LS74 T54LS74AD2 PDF

    MC14174

    Contextual Info: CD40174BC Hex D-Type Flip-Flop October 1987 Revised January 2004 CD40174BC Hex D-Type Flip-Flop General Description Features The CD40174BC consists of six positive-edge triggered Dtype flip-flops; the true outputs from each flip-flop are externally available.


    Original
    CD40174BC MC14174 PDF

    CD40xx

    Abstract: CD40174B CD40174BC CD40174BM CD40175B CD40175BC CD40175BM MC14174B MC14175B MM74C174
    Contextual Info: CD40174BM CD40174BC Hex D Flip-Flop CD40175BM CD40175BC Quad D Flip-Flop General Description The CD40174B consists of six positive-edge triggered D-type flip-flops the true outputs from each flip-flop are externally available The CD40175B consists of four positiveedge triggered D-type flip-flops both the true and complement outputs from each flip-flop are externally available


    Original
    CD40174BM CD40174BC CD40175BM CD40175BC CD40174B CD40175B CD40xx MC14174B MC14175B MM74C174 PDF

    CD40174BC

    Abstract: CD40174BCM CD40174BCN CD40175BC CD40175BCM CD40175BCN MC14174B MC14175B MM74C174 MM74C175
    Contextual Info: Revised January 1999 CD40174BC CD40175BC Hex D-Type Flip-Flop • Quad D-Type Flip-Flop General Description The CD40174BC consists of six positive-edge triggered Dtype flip-flops; the true outputs from each flip-flop are externally available. The CD40175BC consists of four positiveedge triggered D-type flip-flops; both the true and complement outputs from each flip-flop are externally available.


    Original
    CD40174BC CD40175BC CD40174BC CD40175BC CD40174BCM CD40174BCN CD40175BCM CD40175BCN MC14174B MC14175B MM74C174 MM74C175 PDF

    Contextual Info: 54F374 54F374 Octal D-Type Flip-Flop with TRI-STATE RM Outputs Literature Number: SNOS190 54F 74F374 Octal D-Type Flip-Flop with TRI-STATE Outputs General Description Features The ’F374 is a high-speed low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and


    Original
    54F374 54F374 SNOS190 74F374 74F374PC PDF

    SN74LS74AN

    Abstract: SN74LS74A SN74LS74AD
    Contextual Info: SN74LS74A Dual D-Type Positive Edge-Triggered Flip-Flop The SN74LS74A dual edge-triggered flip-flop utilizes Schottky TTL circuitry to produce high speed D-type flip-flops. Each flip-flop has individual clear and set inputs, and also complementary Q and Q


    Original
    SN74LS74A SN74LS74A r14153 SN74LS74A/D SN74LS74AN SN74LS74AD PDF

    Hitachi DSA00279

    Contextual Info: HD74AC175 Quad D-Type Flip-Flop Description The HD74AC175 is a high-speed quad D flip-flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the Low-to-High clock transition. Both true and complemented outputs of each flip-flop are


    Original
    HD74AC175 HD74AC175 Hitachi DSA00279 PDF

    74ls74a

    Abstract: 751A-02
    Contextual Info: SN54/74LS74A DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP The SN54 / 74LS74A dual edge-triggered flip-flop utilizes Schottky TTL circuitry to produce high speed D-type flip-flops. Each flip-flop has individual clear and set inputs, and also complementary Q and Q outputs.


    Original
    SN54/74LS74A 74LS74A 751A-02 PDF

    motorola 5331

    Abstract: 74ls175 pin diagram 74LS175 LS175 SN54LSXXXJ SN74LSXXXD SN74LSXXXN motorola ttl
    Contextual Info: SN54/74LS175 QUAD D FLIP-FLOP The LSTTL / MSI SN54 / 74LS175 is a high speed Quad D Flip-Flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the LOW to HIGH clock transition. Both true and complemented outputs of each flip-flop


    Original
    SN54/74LS175 74LS175 LS175 motorola 5331 74ls175 pin diagram SN54LSXXXJ SN74LSXXXD SN74LSXXXN motorola ttl PDF

    IDT74ALVC1G04

    Abstract: IDT74ALVC1G79 IDT74LVC1G79A PicoGate
    Contextual Info: IDT74ALVC1G79 3.3V CMOS SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP EXTENDED COMMERCIAL TEMPERATURE RANGE IDT74ALVC1G79 ADVANCE INFORMATION 3.3V CMOS SINGLE POSITIVE-EDGETRIGGERED D-TYPE FLIP-FLOP FEATURES: DESCRIPTION: This single positive-edge-triggered D-type flip-flop is built using


    Original
    IDT74ALVC1G79 ALVC1G79 IDT74LVC1G79A. IDT74ALVC1G04. IDT74ALVC1G04 IDT74ALVC1G79 IDT74LVC1G79A PicoGate PDF

    MM74C74N

    Abstract: AN-90 M14A MM74C74 MM74C74M MS-001 N14A
    Contextual Info: Revised January 1999 MM74C74 Dual D-Type Flip-Flop General Description • High noise immunity: The MM74C74 dual D-type flip-flop is a monolithic complementary MOS CMOS integrated circuit constructed with N- and P-channel enhancement transistors. Each flip-flop


    Original
    MM74C74 MM74C74 MM74C74N AN-90 M14A MM74C74M MS-001 N14A PDF

    DM74174

    Abstract: MS-001 N16E
    Contextual Info: DM74174 Hex/Quad D-Type Flip-Flop with Clear September 1986 Revised July 2001 DM74174 Hex/Quad D-Type Flip-Flop with Clear General Description Features These positive-edge triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct clear


    Original
    DM74174 DM74174 MS-001 N16E PDF

    ls378

    Abstract: 74LS377 74LS174 74LS175 74LS378 74LS379
    Contextual Info: SN54/74LS377 SN54/74LS378 SN54/74LS379 OCTAL D FLIP-FLOP WITH ENABLE; HEX D FLIP-FLOP WITH ENABLE; 4-BIT D FLIP-FLOP WITH ENABLE The SN54 / 74LS377 is an 8-bit register built using advanced Low Power Schottky technology. This register consists of eight D-type flip-flops with a


    Original
    SN54/74LS377 SN54/74LS378 SN54/74LS379 74LS377 74LS378 74LS174, 74LS379 74LS175 74LS379 ls378 74LS174 PDF

    74AC

    Abstract: MC74AC534 MC74ACT534 motorola act374 ACT374 MOTOROLA
    Contextual Info: MC74AC534 MC74ACT534 Octal DĆType FlipĆFlop With 3ĆState Outputs OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS The MC74AC534/74ACT534 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus


    Original
    MC74AC534 MC74ACT534 MC74AC534/74ACT534 AC/ACT534 AC/ACT374 MC74AC534/D* MC74AC534/D 74AC MC74AC534 MC74ACT534 motorola act374 ACT374 MOTOROLA PDF

    T74LS374B1

    Abstract: T74LS374XX T74LS374M1 1N306 LS374 T54LS374D2 T74LS374
    Contextual Info: OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS DESCRIPTION The T54LS374/T74LS374 is a high-speed, lowpower Octal D-type Flip-Flop featuring separate Dtype inputs for each flip-flop and 3-state outputs for oriented applications. A buffered Clock CP and Output Enable (OE) are common to all flip-flops.


    OCR Scan
    T54LS374/T74LS374 T54LS374 T74LS374 T74LS374 1N306Ã T74LS374B1 T74LS374XX T74LS374M1 1N306 LS374 T54LS374D2 PDF

    74LS377

    Abstract: 74ls175 pin diagram 74LS174 74LS175 74LS378 74LS379 motorola ceramic dual in-line case 74ls377 motorola
    Contextual Info: SN54/74LS377 SN54/74LS378 SN54/74LS379 OCTAL D FLIP-FLOP WITH ENABLE; HEX D FLIP-FLOP WITH ENABLE; 4-BIT D FLIP-FLOP WITH ENABLE The SN54 / 74LS377 is an 8-bit register built using advanced Low Power Schottky technology. This register consists of eight D-type flip-flops with a


    Original
    SN54/74LS377 SN54/74LS378 SN54/74LS379 74LS377 74LS378 74LS174, 74LS379 74LS175 74ls175 pin diagram 74LS174 motorola ceramic dual in-line case 74ls377 motorola PDF

    MC74AC273

    Abstract: MC74AC373
    Contextual Info: M C74AC374 M C 74 A C T 37 4 MOTOROLA O ctal D-Type Flip-Flop w ith 3 -S ta te O utputs OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS The MC74AC374/74ACT374 is a high-speed, low-power octal D-type flip-flop fea­ turing separate D-type inputs for each flip-flop and 3-state outputs for bus-oriented


    OCR Scan
    C74AC374 MC74AC374/74ACT374 MC74AC273 MC74AC377 MC74AC373 MC74AC574 MC74AC564 74ACT PDF

    Structure of D flip-flop

    Abstract: Q1255
    Contextual Info: IDT74ALVCH162721 3.3V CMOS 20-BIT FLIP-FLOP WITH 3-STATE OUTPUTS INDUSTRIAL TEMPERATURE RANGE 3.3V CMOS 20-BIT FLIP-FLOP WITH 3-STATE OUTPUTS AND BUS-HOLD IDT74ALVCH162721 DESCRIPTION: FEATURES: This 20-bit flip-flop is built using advanced dual metal CMOS technology. The


    Original
    IDT74ALVCH162721 20-BIT 20-BIT ALVCH162721 Structure of D flip-flop Q1255 PDF

    Contextual Info: IDT74ALVCH16721 3.3V CMOS 20-BIT FLIP-FLOP WITH 3-STATE OUTPUTS INDUSTRIAL TEMPERATURE RANGE 3.3V CMOS 20-BIT FLIP-FLOP WITH 3-STATE OUTPUTS AND BUS-HOLD IDT74ALVCH16721 DESCRIPTION: FEATURES: This 20-bit flip-flop is built using advanced dual metal CMOS technology. The


    Original
    IDT74ALVCH16721 20-BIT 20-BIT ALVCH16721 PDF

    74F374

    Abstract: 54F374DM 54F374FM 54F374LM 74F374MSA 74F374PC 74F374SC 74F374SJ F374
    Contextual Info: 74F374 Octal D-Type Flip-Flop with 3-STATE Outputs General Description Features The ’F374 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-STATE outputs for bus-oriented applications. A buffered


    Original
    74F374 74F374PC 54F374DM 20-Lead 20-Lead 74F374SC 74F374 54F374DM 54F374FM 54F374LM 74F374MSA 74F374PC 74F374SC 74F374SJ F374 PDF

    74F534

    Abstract: 54F534DM 54F534FM 54F534LM 74F534PC 74F534SC 74F534SJ F374
    Contextual Info: 74F534 Octal D-Type Flip-Flop with 3-STATE Outputs General Description Features The ’F534 is a high speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-STATE outputs for bus-oriented applications. A buffered


    Original
    74F534 74F534PC 20-Lead 20-Lead 74F534 54F534DM 54F534FM 54F534LM 74F534PC 74F534SC 74F534SJ F374 PDF

    Contextual Info: IDT74AUC16374 1.8V CMOS 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP INDUSTRIAL TEMPERATURE RANGE 1.8V CMOS 16-BIT EDGETRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS IDT74AUC16374 DESCRIPTION: FEATURES: This 16-bit edge-triggered D-type flip-flop is built using advanced CMOS


    Original
    IDT74AUC16374 16-BIT AUC16374 PDF

    TC40H076AP

    Abstract: AH120 A140S TC40H076P TC40H76AP
    Contextual Info: TOSHIBA INTEGRATED CIRCUIT TECHNICAL DATA Æ TC40H076P/F TC40H076AP/AF C2MOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC TC40H076 TC40H076A DUAL J-K FLIP-FLOP PULSE TRIGGER TYPE DUAL J-K FLIP-FLOP (EDGE TRIGGER TYPE) The TC40H076 is a dual J-K flip-flop with


    OCR Scan
    TC40H076P/F TC40H076AP/AF TC40H076 TC40H076A TC40H076A, 3d13a-p) TC40H076AP AH120 A140S TC40H076P TC40H76AP PDF

    74F109

    Abstract: 74F50109 74F50728 74F50729 74F5074 74F74 AN220 pin compatible replacement for the 74F728
    Contextual Info: Philips Semiconductors Application note Synchronizing and clock driving solutions – using the 74F50XXX family AN220 THE 74F50XXX FAMILY • 74F5074 synchronizing dual D-type flip-flop • 74F50728 synchronizing cascaded D-type flip-flop • 74F50729 synchronizing dual D-type flip-flop with edge-triggered


    Original
    74F50XXX AN220 74F5074 74F50728 74F50729 74F50109 SF00609 10MHz. 74F109 74F74 AN220 pin compatible replacement for the 74F728 PDF