ER796B0 Search Results
ER796B0 Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
CS5581Contextual Info: Errata: CS5581 - Silicon revision: B0 Reference CS5581 Data Sheet revision DS796PP1 dated March 2008. Pin 12 VLR2 Logic Level vs. Pin 13 (RST) Logic Level Description The RST pin does not initialize the device correctly if pin 12 (VLR2) is held low as pin 13 (RST) is driven high. |
Original |
CS5581 DS796PP1 ER796B0 |