EPM7160
Abstract: J-Lead, QFP 6773E
Contextual Info: EPM7160 EPLD □ □ □ □ Figure 25. EPM7160 Package Pin-Out Diagrams Package outlines not drawn to scale. See Tables 9 and 10 in this data sheet for pin-out intormation. nnnnnnnnnnnnnnnnnnnnn I/Oc I □ I □ ! D □ I 3 vcc c I/O c I/o c Æ n n iü ô S v
|
OCR Scan
|
epm716084-pin160-pin100-pin+2j-lead, qfp6773e
|
PDF
|
EPM7160-3
Abstract: EPM7160-1
Contextual Info: EPM7160 EPLD □ Figure 25. EPM7160 Package Pin-Out Diagrams o .; ü n j - Ï û Package outlines not drawn to scale. See Tables 9 and 10 in this data sheet for pin-out information. ; o in n n n n n n n n n n n n n n n n n I/OC □ i/o □ I/O VCC C I/O c
|
OCR Scan
|
epm716084-pin160pin100-pin+3160-pinepm7160-3epm7160-1
|
PDF
|
EPM7160 Transition
Abstract: EPM7160-3 EPM7160 PLMJ7160-84 single one jk flipflop EPM7160-1 EPM7160-2 E7041 5628E
Contextual Info: EPM7160 EPLD AN b rs rA \ High-Performance 160-Macrocell Device Data Sheet September 1992, ver. 2 Features □ Preliminary Information □ □ □ □ □ □ □ □ □ □ High-density, erasable CMOS EPLD based on second-generation Multiple Array MatriX MAX architecture
|
OCR Scan
|
epm7160160-macrocellepm7160 transitionepm7160-3+6plmj7160-84single one jk flipflopepm7160-1epm7160-2e70415628e
|
PDF
|
EPM7160
Abstract: EPM7160 PLCC CN-TC01 H6062
Contextual Info: ALTERA CORP bfiE D • 05^5375 G003253 013 H A L T EPM7160 EPLD Features ^ □ □ □ □ □ High-density, erasable CMOS EPLD based on second-generation MAX architecture 3,200 usable gates Combinatorial speeds with tPD = 12 ns Counter frequencies up to 90.9 MHz
|
OCR Scan
|
g003253epm716084-pin160-pin+5diagrams6900032l2epm7160 plcccn-tc01h6062
|
PDF
|
ulc xc3030
Abstract: PQFP 176 Xilinx XC3090 altera EP300 EPM7128 Temic ulc xc3030 EPM7128 PLCC PLSI2032 Actel A1020 PLUS405
Contextual Info: ULC Reference Guide This reference guide lists most devices available for conversion. This list is not exhaustive, as new devices are added regularly. Additional devices not shown in this list may also be supported. Updated versions are available on the TEMIC web site. Check with factory if
|
Original
|
ulc/a1010ulc/a1020ulc xc3030pqfp 176+8xilinx xc3090altera ep300epm7128temic ulc xc3030epm7128 plccplsi2032actel a1020plus405
|
PDF
|
VL82C486-FC2
Abstract: NCR53C720 XCS3201FN SN74ACT8818 NCR53C700 cxd1160 VL82C316 CL-GD6440 xc3042-100pq100c CXD1160AQ
Contextual Info: Issued November 1994 018-994 Data Pack H Surface mount test clips Manufacturers device number to RS stock number cross reference Data Sheet N.B. Some devices have the same basic type numbers but are available in several package styles. Before selecting a test clip ensure that the package type matches that of the device to be tested.
|
Original
|
a1240-2a1240a-2a1280a1425+11a1460vl82c486-fc2ncr53c720xcs3201fnsn74act8818ncr53c700cxd1160vl82c316cl-gd6440xc3042-100pq100ccxd1160aq
|
PDF
|
CXD1160aq
Abstract: VL82C486-FC2 VL82C486FC NCR53C720 vl82c486 cxd1160 74HC125 EPM7128 d75304gf A1280
Contextual Info: Issued March 1997 232-5109 Data Pack H Surface mount test clips Manufacturers device number to RS stock number cross reference Data Sheet N.B. Some devices have the same basic type numbers but are available in several package styles. Before selecting a test clip ensure that the package type matches that of the device to be tested.
|
Original
|
a1240-2a1240a-2a1280a1425+10a1460cxd1160aqvl82c486-fc2vl82c486fcncr53c720vl82c486cxd116074hc125epm7128d75304gf
|
PDF
|
programming manual EPLD EPS448
Abstract: Altera EPM5128 EPM7064-12 leap u1 EP-900910 PLE3-12a tcl tv circuit altera eplds EP610 "pin compatible" ALTERA MAX 5000
Contextual Info: Data Book TENTH ANNIVERSARY A Decade of Leadership A u g u s t 1993 Data Book August 1993 A-DB-0793-01 Altera, MAX, and M A X+PLUS are registered trademarks of Altera Corporation. The following, among others, are trademarks of Altera Corporation: AHDL, M AX+PLUS II, PL-ASAP2, PLDS-HPS, PLS-ADV, PLS-ES, PLS-FLEX8, PLS-FLEX8/H P, PLS-FLEX8/SN , PLS-HPS, PLS-STD, PLS-W S/H P,
|
OCR Scan
|
-db-0793-01ep330ep610ep610a+16ep610tep910ep910aep910tep1810ep1810tprogramming manual epld eps448altera epm5128epm7064-12leap u1ep-900910ple3-12atcl tv circuitaltera epldsep610 "pin compatiblealtera max 5000
|
PDF
|
EPM7032
Contextual Info: EPM7032 EPLD M . 32-Macrocell Programmable Logic Device September 1993, ver. 3 Features Data Sheet □ □ □ □ □ □ □ □ High-performance, erasable CMOS EPLD based on second-generation MAX architecture 600 usable gates Combinatorial speeds with t PD = 7.5 ns
|
OCR Scan
|
epm703232-macrocell44-pinepm7032v-12+2epm7032v-15epm7032v-20
|
PDF
|
programming epm7032
Abstract: epm7032 EPM7032 Transition EPM7128 EPLD epm7032 plcc
Contextual Info: EPM7032 EPLD 32-Macrocell Programmable Logic Device September 1993, ver. 3 Features Data Sheet □ □ □ □ □ □ □ □ H igh-perform ance, erasable CMOS EPLD based on second-generation MAX architecture 600 usable gates C om binatorial speeds w ith tPD = 7.5 ns
|
OCR Scan
|
epm703232-macrocell44-pinprogramming epm7032+3epm7032 transitionepm7128 epldepm7032 plcc
|
PDF
|
VMIC reflective
Abstract: EPM7128Q altera flex10k EPM7160 Transition amd 9513 xilinx FPGA IIR Filter PL-BITBLASTER EPF10K20A VMIPCI-5588 EPM9560GC280
Contextual Info: FLEX 10K Price Reductions See page 4 Newsletter for Altera Customers ◆ Fourth Quarter ◆ November 1996 Altera Announces the 3.3-V FLEX 10KA Family Altera announces the FLEX®10KA family of 3.3-V programmable logic devices PLDs , with projected densities up to an
|
Original
|
104mhzflex10ka16-tapvmic reflective+9epm7128qaltera flex10kepm7160 transitionamd 9513xilinx fpga iir filterpl-bitblasterepf10k20avmipci-5588epm9560gc280
|
PDF
|
Sis 968
Abstract: EPF10K100GC503-4 EPM7160 Transition altera TTL library EPF6024AQC208 EPM7128 EPLD epm7192 PL-BITBLASTER PLMG7192-160 PLMQ7192/256-160NC
Contextual Info: Newsletter for Altera Customers ◆ First Quarter ◆ February 1998 Altera’s 3.3-V ISP-Capable MAX 7000A Devices In recent years, an increasing number of engineers have moved their designs to a 3.3-V supply voltage environment. See Figure␣ 1. However, because the
|
Original
|
sis 968epf10k100gc503-4epm7160 transitionaltera ttl library+6epf6024aqc208epm7128 epldepm7192pl-bitblasterplmg7192-160plmq7192/256-160nc
|
PDF
|
EPM7160 Transition
Abstract: 6402 uart 4 bit updown counter vhdl code EPM7064L-84 epf8282alc84-4 ep330 EPM7192 Date Code Formats EPM7160L-84 EPF81500ARI240-3 EPF81500ARI240
Contextual Info: Newsletter for Altera Customers ◆ Third Quarter ◆ August 1996 ClockLock & ClockBoost Circuitry for High-Density PLDs Altera is introducing two new options for high-density programmable logic devices PLDs . The ClockLock feature uses a phase-locked loop (PLL) to minimize
|
Original
|
epm7160 transition6402 uart4 bit updown counter vhdl codeepm7064l-84+6epf8282alc84-4ep330epm7192 date code formatsepm7160l-84epf81500ari240-3epf81500ari240
|
PDF
|
EPM7128SLC84-15
Abstract: EPF10K10LC84-4 EPM7064SLC44-10 ALTERA MAX 5000 programming vhdl code for booth encoder PLMQ7192/256-160NC bga 208 PACKAGE EPM7160 Transition EPF10K70RC240-4 teradyne flex
Contextual Info: Newsletter for Altera Customers ◆ Third Quarter ◆ August 1997 Altera Ships the New, Low-Cost FLEX 6000 Family Altera recently began shipping the new, low-cost FLEX 6000 programmable logic device family, which offers die size and cost that are directly comparable to
|
Original
|
epm7128slc84-15epf10k10lc84-4epm7064slc44-10altera max 5000 programming+6vhdl code for booth encoderplmq7192/256-160ncbga 208 packageepm7160 transitionepf10k70rc240-4teradyne flex
|
PDF
|
|
|
EPM7128STC100-15
Abstract: EPF10K50RI240-4 ALTERA MAX EPM7128SQC100-15 EPF10K10LC84-3 qpsk modulation VHDL CODE 304 QFP amkor ALTERA EPF10K50RI240-4 MAX7000S EPF10K10LC84-4 EPF10K20A
Contextual Info: Newsletter for Altera Customers ◆ First Quarter ◆ February 1997 FLEX Devices: The Gate Array Alternative Altera’s FLEX 10K and FLEX 8000 devices combine the flexibility of programmable logic devices PLDs with the density and efficiency of gate arrays. As PLD unit
|
Original
|
epm7128stc100-15epf10k50ri240-4altera max epm7128sqc100-15epf10k10lc84-3+6qpsk modulation vhdl code304 qfp amkoraltera epf10k50ri240-4max7000sepf10k10lc84-4epf10k20a
|
PDF
|
verilog code for BPSK
Abstract: verilog code for 2D linear convolution filtering verilog code for discrete linear convolution ep330 PLMQ7192/256-160NC convolution Filter verilog HDL code AN-084 EPC1PC8 EPM7160 Transition verilog code image processing filtering
Contextual Info: Newsletter for Altera Customers ◆ Second Quarter ◆ May 1997 Altera Announces MAX Roadmap with 3.3-V, ISP-Capable Michelangelo Family Altera recently unveiled plans for the next-generation MAX programmable logic device PLD family, code-named Michelangelo.
|
Original
|
35micronverilog code for bpskverilog code for 2d linear convolution filteringverilog code for discrete linear convolution+7ep330plmq7192/256-160ncconvolution filter verilog hdl codean-084epc1pc8epm7160 transitionverilog code image processing filtering
|
PDF
|
Date Code Formats Altera EPF10K
Abstract: ep22v10 5962-9061102XA 5962-8854901xa 8686401LA 5962-8686401LA lift controller in vhdl ALTERA PART MARKING EPM7160 EPX780 transistor b2020
Contextual Info: Introduction Contents March 1995 Introduction The PLD Advantages of Altera
|
Original
|
date code formats altera epf10kep22v105962-9061102xa5962-8854901xa+68686401la5962-8686401lalift controller in vhdlaltera part marking epm7160epx780transistor b2020
|
PDF
|
