DIVIDER BY 10 Search Results

circuit diagram of full subtractor circuit

Abstract: of half subtractor ic ACS754-200 ACS754 ACS754-150 ACS704 AN295036 allegro dual hall sensor ic for half subtractor weight sensor using OP-AMP
Contextual Info: PRODUCT DESCRIPTION Using Allegro Current Sensors in Current Divider Configurations for Extended Measurement Range by Richard Dickinson and Andreas Friedrich current being sensed. Various options of devices and circuits are described. ABSTRACT Allegro current sensors are characterized by

74LS

Abstract: CD4017BM
Contextual Info: MICROCIRCUIT DATA SHEET Original Creation Date: 10/09/95 Last Update Date: 05/19/98 Last Major Revision Date: 03/04/98 MNCD4017BM-X REV 1A0 DECADE COUNTER/DIVIDER WITH 10 DECODE OUTPUTS General Description The CD4017BM is a 5-stage divide-by-10 Johnson counter with 10 decoded outputs and a carry

Contextual Info: CENTELLAX UXN14M9P Datasheet 14 GHz Divide-by-8 to 511 Programmable Integer Divider Features • • • • • • • Wide Operating Range: DC - 14 GHz Contiguous Divide Ratios: 8 to 511 Large Output Swings: >1 Vpp/side Single-Ended or Differential Drive

SMD DATASHEET

Contextual Info: UXN6M9P Datasheet 9 GHz Divide-by-8 to 511 Programmable Integer Divider Product Highlights • Wide Operating Range: DC-9 GHz 40 pin Quad Flat No Lead QFN 6x6 mm pkg, 0.5 mm pad pitch JEDEC MO-220 Compliant UXN6M9P XXXX Marking Information: UXN6M9P = Device Part Number

Seaward Electronics

Abstract: J126 SE9174
Contextual Info: Features Description The SE9174 regulator is designed to convert Support Both DDR 1 1.25VTT and DDR 2 ¾ (0.9VTT) Requirements voltage supplies ranging from 1.6V to 6V into a desired output voltage, which is adjusted by two ¾ SOP-8 Packages external voltage divider resistors. The regulator is

485G

Abstract: NBSG53A NBSG53ABA fcBGA PACKAGE thermal resistance
Contextual Info: NBSG53A 2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip−Flop/Clock Divider with Reset and OLS* The NBSG53A is a multi−function differential D flip−flop DFF or fixed divide by two (DIV/2) clock generator. This is a part of the GigaComm family of high performance Silicon Germanium

Contextual Info: ICS542 Clock Divider PRELIMINARY INFORMATION A A icro C lock Description Features The ICS542 is a cost effective way to produce a high quality clock output divided from a clock input. The chip accepts a clock input up to 90 M Hz at 5.0V, and produces a divide by 2, 4, 6,

SP8611

Abstract: DG14 ECL10K SP8611AC 162-V1
Contextual Info: éÊk PLESSE Y Sem iconductors. SP8611AC 1300MHz - 4- 4 FIXED MODULUS DIVIDER CONFORMS TO MIL-STD-883C CLASS B T he SP8611 is an a s yn ch ro n o u s EC L d ivid e by fo u rc irc u it, w ith EC L c o m p a tib le o u tp u ts w h ic h can also be used to drive

CD4020 Applications

Abstract: RCA-CD4020 CD4020 cd4020a CD4020 divide by 2 4 CD4020 operation 14-stage, ripple-carry binary divider B50C scent counter schematic diagram
Contextual Info: C D 4020A Types CMOS 14-Stage Ripple-Carry Binary Counter/Divider co u n te r is reset to its all-zeroes state by a high level on th e R E S E T in v e rte r in p u t line. Each c o u n te r stage is a s ta tic m aster-slave f lip - flo p . T h e c o u n te r is advanced one c o u n t

TCO-2112

Abstract: AD9516
Contextual Info: 14-Output Clock Generator AD9516-5 FEATURES APPLICATIONS Low jitter, low phase noise clock distribution Clock generation and translation for SONET, 10Ge, 10G FC, and other 10 Gbps protocols Clocking high speed ADCs, DACs, DDSs, DDCs, DUCs, MxFEs High performance wireless transceivers

ad535kd

Abstract: AD535KH AD535JD AD535JH AD535 multiplier AD535 AD535J AD535K AD636 AD536 analog
Contextual Info: ANALOG DEVICES □ FEA TU R ES Pretrimmed to ±0.5% max Error, 10:1 Denominator Range AD 535K ±2.0% max Error, 50:1 Da nominator Rang* (A D 535K) All Inputs (X, Y and Z) Differential A P P LIC A T IO N S General Analog Signal Processing Differential Ratio and Percentage Computations

Contextual Info: CENTELLAX UXD20P Datasheet DC - 20 GHz Programmable 1,2,4,8 Binary Prescaler Features • • • • • • • • Wide Operating Range: DC - 20GHz Low SSB Phase Noise: -153 dBc @ 10kHz Large Output Swings: 750mV ppk/side Single-Ended and/or Differential Operation

Contextual Info: CENTELLAX UXM15P Datasheet DC - 15 GHz Programmable Integer-N Prescaler Features • Wide Operating Range: DC - 20GHz for Div-by-2/4/8 DC - 15GHz for Div-by-4/5/6/7/8/9 • Low SSB Phase Noise: -153 dBc @ 10kHz • Large Output Swings: >1 Vppk/side • Single-Ended and/or Differential Operation

SI570

Abstract: Silabs Si571 SI570 PLL Si57x-EVB
Contextual Info: Si 5 7 0 / S i 5 71 10 MH Z TO 1.4 G H Z I 2C P ROGRAMMABLE XO/VCXO Features  Any programmable output  frequencies from 10 to 945 MHz and select frequencies to 1.4 GHz   I2C serial interface  3rd generation DSPLL with superior  jitter performance

IE-500 MIXER

Abstract: TDA6650 nxp tv tuner TDA6650TT TDA6651TT TSSOP38 DVB-T Demodulator digital tv schematic diagram 3-band spectrum analyzer KD81 TDA6651
Contextual Info: TDA6650TT; TDA6651TT 5 V mixer/oscillator and low noise PLL synthesizer for hybrid terrestrial tuner digital and analog Rev. 05 — 10 January 2007 Product data sheet 1. General description The TDA6650TT; TDA6651TT is a programmable 3-band mixer/oscillator and low phase

AD5220

Abstract: AD5220BN10 MS-001 OP279 OP42 ad5220brm100
Contextual Info: AD5220–SPECIFICATIONS V = +3 V ؎ 10% or +5 V ؎ 10%, V = +V , V = 0 V, –40؇C < T < +85؇C unless DD A ELECTRICAL CHARACTERISTICS otherwise noted Parameter Symbol DD B Conditions DC CHARACTERISTICS RHEOSTAT MODE Specifications Apply to All VRs Resistor Differential NL2

Contextual Info: DEVICE SPECIFICATION B iC M O S PECL C L O C K GENE R ATO R S44Q5 FEATURES APPLICATIONS • Generates six clock outputs from 20 MHz to 80 MHz HFOUT operates from 10 MHz to 40 MHz • Allows PECL or TTL reference input • Provides differential PECL output at up to 160

SC11328CN

Abstract: SC11328 sc11328cv
Contextual Info: PRELIMINARY SC11328 Programmable Frequency Synthesizer PFS SIERRA SEMICONDUCTOR □ Output frequencies up to a maximum of 100 MHz. □ High resolution frequency synthesis. □ Digitally programmable high resolution phase locked frequency. □ Dynamically programmable

100MHZ

Abstract: PLL2109X digital pll 500MHz
Contextual Info: 100MHZ ~ 500MHZ FSPLL PLL2109X PRELIMINARY GENERAL DESCRIPTION The pll2109x is a Phase Locked Loop(PLL) frequency synthesizer. The PLL provides frequency multiplication capabilities. Its output clock frequency FOUT is related to the input clock frequency FIN by the following

fm frontend

Abstract: T4258 T4258-ILQ 10n 1am 1 tube fm radio diagram FM RECEIVER IC T4258 features T4258-ILS U4255BM U4256BM
Contextual Info: T4258 AM/FM Receiver IC Description The T4258 is an integrated AM/FM frontend circuit in BICMOS technology. It contains a double conversion system for FM and an up-/down conversion circuit for AM IF1 = 10.7 MHz, IF2 = 450 kHz . A complete automatically aligned high performance AM/FM tuner

HSP50415

Abstract: Matlab 3-phase transformer design HSP50415EVAL1 HSP50415VI Q100 baseband QPSK matlab code 16 QAM adaptive modulation matlab bit-slice
Contextual Info: HSP50415 TM Data Sheet March 2000 Wideband Programmable Modulator WPM File Number 4559.5 Features • Output Sample Rates . . . . . . . . . . . . . . . . . . to 100MSPS The HSP50415 Wideband Programmable Modulator (WPM) is a quadrature amplitude modulator/upconverter designed

Contextual Info: CD74HC4017ĆEP HIGHĆSPEED CMOS LOGIC DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS SCLS550 − DECEMBER 2003 D Controlled Baseline D D D D D D D D D D Fanout Over Temperature Range − One Assembly/Test Site, One Fabrication Site Extended Temperature Performance of

Contextual Info: CD74HC4017ĆQ1 HIGHĆSPEED CMOS LOGIC DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS SCLS546 − OCTOBER 2003 D Qualification in Accordance With D D D D D D D D D Significant Power Reduction Compared to AEC-Q100† Qualified for Automotive Applications Customer-Specific Configuration Control

KGL4208

Abstract: KGL4209 KGL4210
Contextual Info: DATA SHEET O K I G a A s P R O D U C T S KGL4208/KGL4209/KGL4210 10-Gbps GaAs Frequency Divider ICs February 2000 • ■ –––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––