8251 intel microcontroller architecture
Abstract: vhdl source code for 8086 microprocessor 8251 usart verilog coding for asynchronous decade counter verilog code for 8254 timer verilog code for median filter 8251 uart vhdl SERVICE MANUAL oki 32 lcd tv verilog code for iir filter VHDL CODE FOR HDLC controller
Contextual Info: ALTERA MEGAFUNCTION PARTNERS PROGRAM Catalog About this Catalog ® May 1996 AMPP Catalog Contents This catalog provides an introduction to the Altera Megafunction Partners Program, a description of each AMPP megafunction, and a listing of corporate profiles and contact information for each AMPP
|
Original
|
8251 intel microcontroller architecturevhdl source code for 8086 microprocessor8251 usartverilog coding for asynchronous decade counter+6verilog code for 8254 timerverilog code for median filter8251 uart vhdlservice manual oki 32 lcd tvverilog code for iir filtervhdl code for hdlc controller
|
PDF
|
GSM 900 simulink matlab
Abstract: verilog code for ofdm transmitter fir filter coding for gui in matlab digital IIR Filter VHDL code digital IIR Filter verilog code qpsk modulation VHDL CODE vhdl code for ofdm transmitter vhdl code for ofdm turbo codes qam system matlab code qpsk demapper VHDL CODE
Contextual Info: Signal Processing IP Megafunctions Signal Processing Solutions for System-on-a Programmable-Chip Designs May 2001 Signal Processing IP: Proven Performance in One Portfolio performance, high-throughput signal coding schemes, W processing algorithms. ireless and digital signal processing DSP
|
Original
|
m-gb-signal-01gsm 900 simulink matlabverilog code for ofdm transmitterfir filter coding for gui in matlab+7digital iir filter vhdl codedigital iir filter verilog codeqpsk modulation vhdl codevhdl code for ofdm transmittervhdl code for ofdmturbo codes qam system matlab codeqpsk demapper vhdl code
|
PDF
|
free vHDL code of median filter
Abstract: free verilog code of median filter verilog code for UART with BIST capability verilog code for 2D linear convolution rx UART AHDL design verilog code for 2D linear convolution filtering vhdl median filter verilog code for median filter 8051 interface ppi 8255 vhdl code direct digital synthesizer
Contextual Info: AMPP Catalog February 1997 About this Catalog February 1997 AMPP Catalog Contents This catalog describes the Altera® Megafunction Partners Program AMPP . The catalog also provides megafunction descriptions and partner profiles for each AMPP partner. The information in this catalog is
|
Original
|
free vhdl code of median filterfree verilog code of median filterverilog code for uart with bist capabilityverilog code for 2d linear convolution+6rx uart ahdl designverilog code for 2d linear convolution filteringvhdl median filterverilog code for median filter8051 interface ppi 8255vhdl code direct digital synthesizer
|
PDF
|
verilog code for 2D linear convolution
Abstract: verilog code for GPS correlator vhdl code numeric controlled oscillator pipeline rx UART AHDL design verilog code car parking free verilog code of median filter verilog code for 2D linear convolution filtering verilog code for median filter 16 QAM modulation verilog code LED Dot Matrix vhdl code
Contextual Info: AMPP Catalog February 1997 AMPP Catalog February 1997 M-CAT-AMPP-02 Altera, AHDL, AMPP, OpenCore, MAX, MAX+PLUS, MAX+PLUS II, FLEX, FLEX 10K, FLEX 8000, MAX 9000, MAX 7000, EPF10K10, EPF10K20, EPF10K30, EPF10K40, EPF10K50, EPF10K70, EPF10K100, EPF8282, EPF82828A, EPF8452, EPF8452A, EPF8636A, EPF8820, EPF8820A, EPF8118,
|
Original
|
m-cat-ampp-02epf10k10epf10k20epf10k30+16epf10k40epf10k50epf10k70epf10k100epf8282epf82828averilog code for 2d linear convolutionverilog code for gps correlatorvhdl code numeric controlled oscillator pipelinerx uart ahdl designverilog code car parkingfree verilog code of median filterverilog code for 2d linear convolution filteringverilog code for median filter16 qam modulation verilog codeled dot matrix vhdl code
|
PDF
|
digital FIR Filter verilog code
Abstract: verilog code for interpolation filter FIR FILTER implementation in c language FIR Filter matlab verilog code for fir filter FIR filter matlaB design digital FIR Filter VHDL code verilog code for fixed point adder verilog code for linear interpolation filter 16 QAM modulation verilog code
Contextual Info: FIR Compiler MegaCore Function User Guide September 1999 FIR Compiler MegaCore Function User Guide, September 1999 A-UG-FIRCOMPILER-01.10 ACCESS, Altera, AMPP, APEX, APEX 20K, Atlas, FLEX, FLEX 10K, FLEX 10KA, FLEX 10KE, FLEX 6000, FLEX 6000A, MAX, MAX+PLUS, MAX+PLUS II,
|
Original
|
-ug-fircompiler-01digital fir filter verilog codeverilog code for interpolation filterfir filter implementation in c language+7fir filter matlabverilog code for fir filterfir filter matlab designdigital fir filter vhdl codeverilog code for fixed point adderverilog code for linear interpolation filter16 qam modulation verilog code
|
PDF
|
digital FIR Filter verilog code
Abstract: FIR filter matlaB design FIR filter matlaB simulink design verilog code for decimation filter verilog code for interpolation filter verilog code for linear interpolation filter digital FIR Filter VHDL code FIR Filter matlab VHDL code for polyphase decimation filter using D FIR Filter verilog code
Contextual Info: FIR Compiler MegaCore Function February 2001 User Guide Version 2.1 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com A-UG-FIRCOMPILER-2.1 FIR Compiler MegaCore Function User Guide Altera, ACEX, APEX, APEX 20K, FLEX, FLEX 10KE, MAX+PLUS II, MegaCore, MegaWizard, OpenCore, and Quartus are
|
Original
|
digital fir filter verilog codefir filter matlab designfir filter matlab simulink designverilog code for decimation filter+6verilog code for interpolation filterverilog code for linear interpolation filterdigital fir filter vhdl codefir filter matlabvhdl code for polyphase decimation filter using dfir filter verilog code
|
PDF
|
verilog code for BPSK
Abstract: verilog code for 2D linear convolution filtering verilog code for discrete linear convolution ep330 PLMQ7192/256-160NC convolution Filter verilog HDL code AN-084 EPC1PC8 EPM7160 Transition verilog code image processing filtering
Contextual Info: Newsletter for Altera Customers ◆ Second Quarter ◆ May 1997 Altera Announces MAX Roadmap with 3.3-V, ISP-Capable Michelangelo Family Altera recently unveiled plans for the next-generation MAX programmable logic device PLD family, code-named Michelangelo.
|
Original
|
35micronverilog code for bpskverilog code for 2d linear convolution filteringverilog code for discrete linear convolution+7ep330plmq7192/256-160ncconvolution filter verilog hdl codean-084epc1pc8epm7160 transitionverilog code image processing filtering
|
PDF
|
lms algorithm using verilog code
Abstract: lms algorithm using vhdl code ATM machine working circuit diagram using vhdl verilog code for lms adaptive equalizer verilog code for lms adaptive equalizer for audio digital IIR Filter VHDL code 8086 microprocessor based project verilog DTMF decoder qpsk demodulation VHDL CODE verilog code for fir filter using DA
Contextual Info: AMPP Catalog June 1998 About this Catalog June 1998 AMPP Catalog Contents This catalog provides information on Altera Megafunction Partners Program AMPPSM partners and provides descriptions of megafunctions from each AMPP partner. The information in this catalog is current as of
|
Original
|
lms algorithm using verilog codelms algorithm using vhdl codeatm machine working circuit diagram using vhdlverilog code for lms adaptive equalizer+6verilog code for lms adaptive equalizer for audiodigital iir filter vhdl code8086 microprocessor based projectverilog dtmf decoderqpsk demodulation vhdl codeverilog code for fir filter using da
|
PDF
|
verilog code for delta sigma adc
Abstract: digital IIR Filter verilog code circuit diagram of voice recognition digital pads modem Stellaris digital pad verilog code for interpolation filter COD0418X Verilog code for 2s complement of a number verilog code for speech recognition history of diagram of voice command sync di
Contextual Info: COD0418X 0.25µ µm SIGMA-DELTA VOICE CODEC GENERAL DESCRIPTION The COD0418X is Sigma-Delta CODEC for speech and telephony applications. The product contains both digital IIR/FIR filter and smoothing filter. The normal input and output channels have µ/A law format with 38dB signal to
|
Original
|
cod0418x16bitverilog code for delta sigma adcdigital iir filter verilog code+7circuit diagram of voice recognitiondigital pads modem stellaris digital padverilog code for interpolation filterverilog code for 2s complement of a numberverilog code for speech recognitionhistory of diagram of voice commandsync di
|
PDF
|
verilog code for delta sigma adc
Abstract: test bench verilog code for metal detector digital pads modem Stellaris digital pad verilog code for linear interpolation filter digital IIR Filter verilog code COD0418X adc verilog verilog code for decimation filter low pass filter circuit 3.4khz verilog code of analog mixed mode
Contextual Info: REV 2.3 2001/12/21 Sigma-Delta Voice CODEC COD0418X FEATURES GENERAL DESCRIPTION The COD0418X is Sigma-Delta CODEC for speech and telephony applications. The product contains both digital IIR/FIR filter and smoothing filter. The normal input and output channels have µ/A law format with 38dB signal
|
Original
|
cod0418x16bitverilog code for delta sigma adctest bench verilog code for metal detector+7digital pads modem stellaris digital padverilog code for linear interpolation filterdigital iir filter verilog codeadc verilogverilog code for decimation filterlow pass filter circuit 3.4khzverilog code of analog mixed mode
|
PDF
|
tms320cxx architecture
Abstract: digital IIR Filter verilog code verilog code for iir filter FPGA implementation of IIR Filter verilog code for 16*16 multiplier AT6002 AT6010 TMS320CXX image edge detection verilog code 16*16 array multiplier VERILOG
Contextual Info: FPGA DSP Acceleration Using a Reconfigurable Coprocessor FPGA Field Programmable Gate Array By Joel Rosenberg Programmable Logic Marketing & Applications Manager Digital signal processors, DSPs , like their FPGA counterparts, are proliferating into a broad range of compute intensive applications, including telecommunications, networking, instrumentation
|
Original
|
at6000tms320cxx architecturedigital iir filter verilog codeverilog code for iir filter+7fpga implementation of iir filterverilog code for 16*16 multiplierat6002at6010tms320cxximage edge detection verilog code16*16 array multiplier verilog
|
PDF
|
EnDat application note
Abstract: vhdl code for motor speed control endat
Contextual Info: Drive-On-Chip Reference Design AN-669 Application Note This document describes the Altera Drive-On-Chip reference design that demonstrates concurrent multiaxis control of up to four three-phase AC 400-V permanent magnet synchronous motors PMSMs or brushless DC (BLDC) motors.
|
Original
|
an-669endat application notevhdl code for motor speed controlendat |
PDF
|
8 bit booth multiplier vhdl code
Abstract: verilog code for Modified Booth algorithm vhdl code for Booth multiplier Modified Booth Multipliers QL2003 vhdl code for 8bit booth multiplier booth multiplier code in vhdl MTSAM64GZ vhdl code of floating point adder QL16X24BL
Contextual Info: Q U I C K L O G I C S QUICKNEWS CONTENTS VOLUME Tech Talk • pages 2-3 Product Update ■ page 4 Technical Q&A ■ page 5 Software Spotlight ■ page 8 Program Update ■ page 9 New Service ■ page 10 Military Products ■ page 11 Trade Event Schedule
|
Original
|
ql907-28 bit booth multiplier vhdl codeverilog code for modified booth algorithmvhdl code for booth multiplier+7modified booth multipliersql2003vhdl code for 8bit booth multiplierbooth multiplier code in vhdlmtsam64gzvhdl code of floating point adderql16x24bl
|
PDF
|
tms320cxx architecture
Abstract: FPGA implementation of IIR Filter AT6002 AT6010 TMS320CXX 16 bit array multiplier VERILOG verilog code for iir filter digital IIR Filter verilog code
Contextual Info: DSP Acceleration Using a Reconfigurable Coprocessor FPGA Digital signal processors DSPs , like their FPGA counterparts, are proliferating into a broad range of computeintensive applications, including telecommunications, networking, instrumentation and computers. DSP functions
|
Original
|
0724b09/99/xmtms320cxx architecturefpga implementation of iir filter+6at6002at6010tms320cxx16 bit array multiplier verilogverilog code for iir filterdigital iir filter verilog code
|
PDF
|
|
|
sinc Filter verilog code
Abstract: CG1626-SGR1 Diode zener smd u53 DS22192 PIC18f14 "power factor measurement" schematic PIC Microcontroller CC0603KRX7R9BB104 CC0603KRX7R9BB fema lcd MCP3901
Contextual Info: MCP3901 Low-Cost Power Monitor Reference Design User’s Guide 2010 Microchip Technology Inc. DS51915A Note the following details of the code protection feature on Microchip devices: • Microchip products meet the specification contained in their particular Microchip Data Sheet.
|
Original
|
mcp3901ds51915amos18ds51915a-page+9sinc filter verilog codecg1626-sgr1diode zener smd u53ds22192pic18f14power factor measurement" schematic pic microcontrollercc0603krx7r9bb104cc0603krx7r9bbfema lcd
|
PDF
|
sinc Filter verilog code
Abstract: verilog code for decimation filter AD74001 DEC256SINC24B FPGA implementation of IIR Filter xylinx simple ADC Verilog code
Contextual Info: Isolated Sigma-Delta Modulator AD7400 Preliminary Technical Data FEATURES GENERAL DESCRIPTION 10 MHz clock rate Second-order modulator 16 bits no missing codes ±2 LSB INL typ at 16 bits 3.5 V/°C max offset drift On-board digital isolator On-board reference
|
Original
|
16-leadad7401ad7400ad74001+9iyrwz-reel71eval-ad7400ebrw-16sinc filter verilog codeverilog code for decimation filterdec256sinc24bfpga implementation of iir filterxylinxsimple adc verilog code
|
PDF
|
"power factor measurement" schematic PIC Microcontroller
Abstract: CG1626-SGR1 MCP3909 application note MCP3909 DS22025 AN1291 pic18F14K50 sinc Filter verilog code ZENER 15V 1,5W varistor MOV1
Contextual Info: MCP3909 Low-Cost Power Monitor Reference Design User’s Guide 2010 Microchip Technology Inc. DS51916A Note the following details of the code protection feature on Microchip devices: • Microchip products meet the specification contained in their particular Microchip Data Sheet.
|
Original
|
mcp3909ds51916amos18ds51916a-page+9power factor measurement" schematic pic microcontrollercg1626-sgr1mcp3909 application noteds22025an1291pic18f14k50sinc filter verilog codezener 15v 1,5wvaristor mov1
|
PDF
|
p33FJ256GP710
Abstract: crystal oscillator 7.3728 mhz p30f6014a PG12232D-L DS70099 uart code for DSPIC30F DS70099D MA300014 DS70165 PIC24H
Contextual Info: dsPICDEM 1.1 Plus Development Board User’s Guide 2006 Microchip Technology Inc. DS70099D Note the following details of the code protection feature on Microchip devices: • Microchip products meet the specification contained in their particular Microchip Data Sheet.
|
Original
|
ds70099dds70099d-pagep33fj256gp710crystal oscillator 7.3728 mhz+7p30f6014apg12232d-lds70099uart code for dspic30fma300014ds70165pic24h
|
PDF
|
verilog code for decimation filter
Abstract: verilog code for dc motor AD7400 AD7400YRWZ AD7401 DEC256SINC24B sinc Filter verilog code digital IIR Filter verilog code
Contextual Info: Isolated Sigma-Delta Modulator AD7400 FEATURES GENERAL DESCRIPTION 10 MHz clock rate Second-order modulator 16 bits no missing codes ±2 LSB INL typical at 16 bits 3.5 V/°C maximum offset drift On-board digital isolator On-board reference Low power operation: 18 mA maximum at 5.25 V
|
Original
|
ad740016-leadad7400yrwzad7400yrwz-reel1+8ad7400yrwz-reel71eval-ad7400ebz1verilog code for decimation filterverilog code for dc motorad7401dec256sinc24bsinc filter verilog codedigital iir filter verilog code
|
PDF
|
verilog code for decimation filter
Contextual Info: Isolated Sigma-Delta Modulator AD7400 FEATURES GENERAL DESCRIPTION 10 MHz clock rate Second-order modulator 16 bits no missing codes ±2 LSB INL typical at 16 bits 3.5 V/°C maximum offset drift On-board digital isolator On-board reference Low power operation: 18 mA maximum at 5.25 V
|
Original
|
ad740016-leadad7400yrwzad7400yrwz-reel+3ad7400yrwz-reel7eval-ad7400edzverilog code for decimation filter
|
PDF
|
verilog code for decimation filter
Abstract: digital FIR Filter verilog code analog input optocoupler ADC Verilog Implementation optocoupler in data acquisition sinc Filter verilog code AD7400 Spartan-II pin details verilog code for adc AD7400YRWZ
Contextual Info: Isolated Sigma-Delta Modulator AD7400 FEATURES GENERAL DESCRIPTION 10 MHz clock rate Second-order modulator 16 bits no missing codes ±2 LSB INL typ at 16 bits 3.5 V/°C max offset drift On-board digital isolator On-board reference Low power operation: 18 mA max at 5.25 V
|
Original
|
ad740016-leadad7401rw-16+12ad7400yrwzad7400yrwz-reel1ad7400yrwz-reel71eval-ad7400ebverilog code for decimation filterdigital fir filter verilog codeanalog input optocoupleradc verilog implementationoptocoupler in data acquisitionsinc filter verilog codespartan-ii pin detailsverilog code for adc
|
PDF
|
AD7400
Abstract: AD7400YRWZ AD7400YRWZ-REEL AD7400YRWZ-REEL7 AD7401 DEC256SINC24B MS-013-AA verilog code for decimation filter sinc Filter verilog code xilinx FPGA IIR Filter
Contextual Info: Isolated Sigma-Delta Modulator AD7400 FEATURES GENERAL DESCRIPTION 10 MHz clock rate Second-order modulator 16 bits no missing codes ±2 LSB INL typical at 16 bits 3.5 V/°C maximum offset drift On-board digital isolator On-board reference Low power operation: 18 mA maximum at 5.25 V
|
Original
|
ad740016-leadad7400yrwzad7400yrwz-reel+8ad7400yrwz-reel7eval-ad7400edzad7401dec256sinc24bms-013-aaverilog code for decimation filtersinc filter verilog codexilinx fpga iir filter
|
PDF
|
|
Contextual Info: Isolated Sigma-Delta Modulator AD7400 FEATURES GENERAL DESCRIPTION 10 MHz clock rate Second-order modulator 16 bits no missing codes ±2 LSB INL typical at 16 bits 3.5 V/°C maximum offset drift On-board digital isolator On-board reference Low power operation: 18 mA maximum at 5.25 V
|
Original
|
ad740016-leadad7400yrwzad7400yrwz-reel+2ad7400yrwz-reel7eval-ad7400edz
|
PDF
|
sinc Filter verilog code
Abstract: AD7400 verilog code for sine wave using FPGA AD7401 DEC256SINC24B AD7400YRWZ
Contextual Info: Isolated Sigma-Delta Modulator AD7400 FEATURES GENERAL DESCRIPTION 10 MHz clock rate Second-order modulator 16 bits no missing codes ±2 LSB INL typical at 16 bits 3.5 V/°C maximum offset drift On-board digital isolator On-board reference Low power operation: 18 mA maximum at 5.25 V
|
Original
|
ad740016-leadad7401rw-16+7ad7400yrwzad7400yrwz-reel1ad7400yrwz-reel71eval-ad7400ebsinc filter verilog codeverilog code for sine wave using fpgadec256sinc24b
|
PDF
|
