Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    DCT SERIES Search Results

    DCT SERIES Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    11C90DM
    Rochester Electronics LLC 11C90 - Prescaler, ECL Series PDF Buy
    MD8212/B
    Rochester Electronics LLC 8212 - Registered Bus Transceiver, 82 Series, 8-Bit, True Output PDF Buy
    54AC14/QCA
    Rochester Electronics LLC 54AC14 - Inverter, AC Series, 6-Func, 1-Input, CMOS - Dual marked (5962-8762401CA) PDF Buy
    54ACTQ32/QCA
    Rochester Electronics LLC 54ACTQ32 - OR Gate, ACT Series, 4-Func, 2-Input, CMOS, - Dual marked (5962-8973601CA) PDF Buy
    5962-8672601EA
    Rochester Electronics LLC Parity Generator/Checker, S Series, 12-Bit, Inverted Output, TTL - Dual marked (93S48/BEA) PDF Buy

    DCT SERIES Datasheets (1)

    Part ECAD Model Manufacturer Description Datasheet Type PDF PDF Size Page count
    DCT Series
    muRata Leaded Capacitors / Networks & HV Capacitors Original PDF 137.45KB 5

    DCT SERIES Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    DCT-12-120

    Abstract: dct-20-120 Dormeyer dct-40-120 dct-40-120 DCT-55-120 Dormeyer e329 DCT 10-2 dct-40-284 Ledex
    Contextual Info: DCT and DHV Series Transformers Ledex and Dormeyer® Products Ledex® and Dormeyer® DCT Type Control Transformers DCT Certifications DCT Specifications E32963 Listed Class 2 Transformers R LR16074 Certified Class B Insulation System 130°C Max. Temp.


    Original
    E32963 LR16074 BR-233 DCT-12-120 dct-20-120 Dormeyer dct-40-120 dct-40-120 DCT-55-120 Dormeyer e329 DCT 10-2 dct-40-284 Ledex PDF

    dct verilog code

    Abstract: VHDL code DCT vhdl code for matrix multiplication XAPP610 verilog code for matrix multiplication dct algorithm verilog code jpeg encoder vhdl code verilog for 8 point dct in xilinx matrix element addition Vhdl code XAPP208
    Contextual Info: Application Note: Virtex-II Series R Video Compression Using DCT Author: Latha Pillai XAPP610 v1.2 April 24, 2002 Summary This application note describes a two-dimensional Discrete Cosine Transform (2D DCT) function implemented on a Xilinx FPGA. The reference design file provides behavioral code for


    Original
    XAPP610 dct verilog code VHDL code DCT vhdl code for matrix multiplication XAPP610 verilog code for matrix multiplication dct algorithm verilog code jpeg encoder vhdl code verilog for 8 point dct in xilinx matrix element addition Vhdl code XAPP208 PDF

    verilog for 8 point dct in xilinx

    Abstract: IEEE1180-1990 IEEE-1180 2-D Discrete Cosine Transform DCT fpga frame by vhdl examples fir filter design using vhdl verilog 2d filter xilinx digital FIR Filter using distributed arithmetic xILINX ISE ALLIANCE SOFTWARE 4.2i
    Contextual Info: 2-D Discrete Cosine Transform DCT V2.0 March 14, 2002 Product Specification security services General Description The Discrete Cosine Transform (DCT) is a technique that converts a spatial domain waveform into its constituent frequency components as represented by a set of coefficients.


    Original
    PDF

    10a45

    Abstract: 77HI dca 1206 BEYSCHLAG DCU 5rd smd marking
    Contextual Info: Flat Chip Resistor Products Thick Film DCS 0402 DCT 0603 DCU 0805 DCA 1206 DCS / DCT / DCU / DCA Thick Film • State of the Art Thick Rim Technology » Improved Termination Design • Standard TC: 100 and 200 ppm/K • Tight Tolerance available: 1 % • Sizes


    OCR Scan
    BE0414 iOD7427 0D001Ö 10a45 77HI dca 1206 BEYSCHLAG DCU 5rd smd marking PDF

    half adder ttl

    Abstract: column-major TMC2311 adder-subtractor design TMC2312 DIN11 TMC2220 TMC2250 TMC2272 "Huffman coding"
    Contextual Info: TMC2311 C M O S Fast Cosine Transform Processor 12 Bits, 15 Million Pixels Per Second The TMC2311, a high-speed algorithm specific processor, computes the one or tw o dimensional forward discrete cosine transform DCT of an 8 or 8x8 point array of contiguous 9-bit data or the inverse DCT of 12-bit data.


    OCR Scan
    TMC2311 TMC2311, 12-bit TMC2311 2311R1C2 half adder ttl column-major adder-subtractor design TMC2312 DIN11 TMC2220 TMC2250 TMC2272 "Huffman coding" PDF

    DCT60UJ

    Contextual Info: LEADED CAPACITORS, NETWORKS & HV CAPACITORS HIGH VOLTAGE/POWER CAPACITORS 3.5kV to 42kV DCT & DAT Series APPLICATIONS These units are designed for such applications as high frequency heating equipment to which high frequency power or high DC or AC voltage is applied.


    Original
    DCT200 CG01-H 120ppm/Â 60ppm/Â HF30K DAT30 DAT40 DAT60 DAT80 DCT60UJ PDF

    Contextual Info: LEADED CAPACITORS, NETWORKS & HV CAPACITORS HIGH VOLTAGE/POWER CAPACITORS 3.5kV to 42kV DCT & DAT Series APPLICATIONS These units are designed for such applications as high frequency heating equipment to which high frequency power or high DC or AC voltage is applied.


    Original
    DCT200 CG01-J 120ppm/Â 60ppm/Â HF30K DAT30 DAT40 DAT60 DAT80 PDF

    DCT528P

    Abstract: DCT326P
    Contextual Info: Panel Mounted Panel Mounted Feedthrough Capacitors DCT Ordering Information Circuit Diagram e.g. DCT728P Blank - UNF thread M - Metric thread Blank - No special conditioning Bu - Standard burn in Bx - Burn in to cust. req. Blank - Standard thread L - Long thread


    Original
    DCT728P DCT741P DCT840P DCT841P DCT940P DCT942P ODCSM40489/9/2006 DCT528P DCT326P PDF

    NM6403

    Contextual Info: Image Processing SPECIAL FEATURE Implementing image compression algorithms on NeuroMatrix architecture: New approaches By Sergey Mushkaev and Sergey Landyshev This article discusses the possibilities the NM6403 processor opens up for static image compression.The authors present the Discrete Cosine Transform DCT algorithm


    Original
    NM6403 PDF

    verilog for 8 point dct in xilinx

    Abstract: XAPP208 fir filter spartan 3 fir filter design using vhdl verilog 2d filter xilinx
    Contextual Info: 1-D Discrete Cosine Transform DCT V2.1 March 14, 2002 Product Specification General Description Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 URL: www.xilinx.com/ipcenter Support: support.xilinx.com Features


    Original
    24-bit com/xapp/xapp208 verilog for 8 point dct in xilinx XAPP208 fir filter spartan 3 fir filter design using vhdl verilog 2d filter xilinx PDF

    DIODE A112

    Abstract: AARI AETA
    Contextual Info: 1MBI400F-060 400A IG B T : Outline Drawings IGBT MODULE i Features • fëfi&inÇÆ Low Saturation Voltage • «Œ SEB ( M O S * - h f t & j Voltage Drive Variety of Power Capacity Series : A p p lica tio n s • * - ? - * m m * > '< — 9 • A C , DCt#-—# 7 > ~ f


    OCR Scan
    1MBI400F-060 19S24-^ DIODE A112 AARI AETA PDF

    Contextual Info: SMD, standard Product information Standard Technology Thick film Series DCS 0402 DCT 0603 DCU 0805 DCA 1206 0.5 x 1.0 0402 0.063 W 0.85 x 1.6 0603 0.063 W 1.25 x 2.0 0805 0.125 W 1.6 x 3.15 1206 0.25 W –55 to +125 °C 50 V –55 to +125 °C 50 V –55 to +125 °C


    Original
    PDF

    DCT105S05

    Abstract: DCT105S12 DCT105S15 DCT112S12 DCT112S15 DCT124S05 DCT124S12 DCT148S05 DCT148S12 DCT105D15
    Contextual Info: Wide Input Compact Converters DCT SERIES 1-3 Watts • Fully Isolated • 2 : 1 Input Range • Metal Case • Vertical Construction • High Reliability • Rugged Design • Wide Operating Temperature S P E C I F I C AT I O N DC Input • 5, 12, 24 & 48 V nominal. See Table for range


    Original
    DCT305S12, DCT305S15, DCT305D12 DCT305D15 DCT105S05 DCT105S12 DCT105S15 DCT112S12 DCT112S15 DCT124S05 DCT124S12 DCT148S05 DCT148S12 DCT105D15 PDF

    ferrite core PQ3220

    Abstract: CC3319 TDK Ferrite Core cc3019 EE 55 bobbin tdk SRW CC3019 TDK Ferrite Core PC47 TDK flyback transformer srw SRW2425EG how to calculate turn ratio for ferrite core transformer
    Contextual Info: 1/17 Switching Power Supply Transformers SRW/DCT Series Conformity to RoHS Directive Development Concept Our newly developed transformers and chokes feature a new core shape using a new core material that is designed for different core usages based on the advantages of each material’s characteristics. Our lineup of transformers (small, thin, or inexpensive) allows us to


    Original
    PDF

    Contextual Info: BCcomponents COMPONENTS BCcomponents Product specification DCS 0 4 0 2 ; DCT 0 6 0 3 ; DCU 0 8 0 5 ; DCA 1206 T h ick film fla it site. A thick film is screen printed on a high grade alumina ceramic substrate to form the resistive layer. Pre-contacts are printed on both sides of the substrate. The resistors are laser


    OCR Scan
    PDF

    155910

    Contextual Info: REVISIONS LTR DESCRI PT IDN DATE FECHA DWN APVD DI B U JD APRDBO 01 26 SEP 01 E. L ALH EC LMOO 02 33 01 09 DCT 01 E. L ALH REVISED PER ECQ-09-022178 21SEP09 EC G1 -—4 / 1 1 / . 1 1 vn j P—- oYJ r\ “—H \ Y 8,73 A 10,39 ± ,18 1 1 7 \ SECTION KK AEG


    OCR Scan
    ECQ-09-022178 21SEP09 09MAY94 155910 PDF

    SMD ic catalogue

    Abstract: T0603 BEYSCHLAG DCU
    Contextual Info: Flat Chip Resistor P roducts m □ CS 0402 DC T 06 03 □ CU 0805 DCA12G6 T h ic k Film DCS / DCT / DCU / DCA Thick Film S tate o f th e A rt T h ick Film Technology Im proved Term inatio n Design S tandard TC: 100 and 200 pp m /K T ig h t T o leran ce available: 1 %


    OCR Scan
    DCA12G6 SMD ic catalogue T0603 BEYSCHLAG DCU PDF

    RK 403

    Contextual Info: Sch e m atic: n R dct 2 °- R d- 3 o- i 1CT: 1 CT i - t ¿Y "V Y ~ C h ip R d+ 1 o— Td— 6 o- Tdct 5 o- Td+ 4 o- RX EJ45 • 8 ■3 7 6 RX4 5 4 3 RX+ 2 TX- 1 TX- 1CT: 1CT TX Shld ' R1 R3 > R4 >R2 1000pF 2KV L. .J <b 8 R1.R2.R3.R4: 75 ± 5 % E le c tric a l


    OCR Scan
    1000pF 350uH 100KHz 100mV 3-100MHz) 30MHz -20dB 50MHz MIL-STD-202, UL94V-0, RK 403 PDF

    verilog code for matrix multiplication

    Abstract: XAPP611 30274 verilog for 8 point dct in xilinx idct vhdl code vhdl code for matrix multiplication XAPP610 VHDL code DCT dct algorithm verilog code IDCT xilinx
    Contextual Info: Application Note: Virtex-II Series R Video Decompression Using IDCT Author: Latha Pillai XAPP611 v1.1 June 25, 2002 Summary This application note describes a two-dimensional Inverse Discrete Cosine Transform (2D IDCT) function implemented on a Xilinx FPGA. The reference design file provides


    Original
    XAPP611 /xapp208 WP113: verilog code for matrix multiplication XAPP611 30274 verilog for 8 point dct in xilinx idct vhdl code vhdl code for matrix multiplication XAPP610 VHDL code DCT dct algorithm verilog code IDCT xilinx PDF

    Sliding goertzel algorithm C code

    Abstract: 431A1 Sliding goertzel algorithm Adaptive Differential Pulse Code Modulation Decoder sliding goertzel 431a1a wavelet transform goertzel GOERTZEL ALGORITHM SOURCE CODE LMS adaptive filter
    Contextual Info: ® PCI-431 Series Ultra-Performance, Analog I/O DSP Coprocessor Boards for PCI Bus FEATURES • 320C44 DSP; dual on-board 32-bit busses. • For FFT’s, digital filtering, sonar/radar, robotics, imaging, and spectral analysis. • Up to four, simultaneous, streaming, 12-bit, 10MHz


    Original
    PCI-431 320C44 32-bit 12-bit, 10MHz 95/98/NT® 95/98/NT. Sliding goertzel algorithm C code 431A1 Sliding goertzel algorithm Adaptive Differential Pulse Code Modulation Decoder sliding goertzel 431a1a wavelet transform goertzel GOERTZEL ALGORITHM SOURCE CODE LMS adaptive filter PDF

    VDE+0100-410

    Contextual Info: Doepke The experts in residual current protection technology DATA SHEET DMRCD 1 A pulsating AC/DC-sensitive type A Article No. 09340350 Internetlink AT Function MRCDs modular residual current devices consist of a combination of residual current transformer with evaluation unit and a seperate


    Original
    PDF

    IDCT

    Abstract: H261 XC2S100 jpeg codec
    Contextual Info: New Products - Cores These new cores target JPEG, MPEG, DSP, and image processing applications. by Antolin Agatep, antolin@xilinx.com, Systems Architect, Embedded Systems blocks of JPEG, MPEG, and ITU-T H261 standards-based codecs that are used in many image


    Original
    PDF

    word length optimization

    Abstract: NM6403 8x8 vcp
    Contextual Info: Approaches to Implementation of Image Compression Algorithms on NeuroMatrix Architecture a Sergey Mushkaev , Sergey Landyshev a a Research Center "Module", 3 Eight March 4th Street, Box 166, Moscow, 125190, Russia, tel. +7-095-152-9698, fax. +7-095-152-4661,


    Original
    NM6403 word length optimization 8x8 vcp PDF

    DCT 114

    Contextual Info: Chapter 1 Introduction This document describes the system interface and the architecture specifi­ cation o f the L64702 JPEG Coprocessor, and contains the following sections: 1.1 Processor and System Overview • Section 1.1, Processor and System Overview


    OCR Scan
    L64702 L64702. L64702: DCT 114 PDF