CY7C2642KV18 Search Results

CY7C2642KV18 Datasheets (1)

Part	ECAD Model	Manufacturer	Description	Datasheet Type	PDF	PDF Size	Page count
CY7C2642KV18-333BZXC		Cypress Semiconductor	Memory, Integrated Circuits (ICs), IC SRAM 36MBIT 333MHZ 165FBGA	Original	PDF		31

CY7C2642KV18 Price and Stock

Filter by Manufacturer

Select Manufacturer


FLIP ELECTRONICS CY7C2642KV18-333BZXC IC SRAM 144MBIT PAR 165FBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	CY7C2642KV18-333BZXC	Tray			2	1 - 10 $360.00 100 $360.00 1000 $360.00 10000 $360.00	Buy Now
Infineon Technologies AG CY7C2642KV18-333BZXC IC SRAM 144MBIT PAR 165FBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	CY7C2642KV18-333BZXC	Tray			210	1 - 10 - 100 - 1000 $295.61 10000 $295.61	Buy Now
Avnet Americas	CY7C2642KV18-333BZXC	Tray			2	1 - 10 $406.30 100 $400.36 1000 $400.36 10000 $400.36	Buy Now
Mouser Electronics	CY7C2642KV18-333BZXC					1 - 10 - 100 - 1000 $295.25 10000 $295.25	Get Quote
Verical ()	CY7C2642KV18-333BZXC		148		2	1 - 10 $326.98 100 $307.36 1000 $287.74 10000 $287.74	Buy Now
	CY7C2642KV18-333BZXC		66		2	1 - 10 $326.98 100 $307.36 1000 $287.74 10000 $287.74	Buy Now
Rochester Electronics	CY7C2642KV18-333BZXC		214		1	1 $261.58 10 $261.58 100 $245.89 1000 $230.19 10000 $230.19	Buy Now

Flip Electronics	CY7C2642KV18-333BZXC		60			1 - 10 - 100 - 1000 - 10000 -	Get Quote

CY7C2642KV18 Datasheets Context Search

Catalog Datasheet	Type	Document Tags	PDF
Contextual Info: CY7C2642KV18/CY7C2644KV18 144-Mbit QDR II+ SRAM Two-Word Burst Architecture 2.0 Cycle Read Latency with ODT 144-Mbit QDR ® II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT Features • Separate independent read and write data ports	Original	CY7C2642KV18/CY7C2644KV18 144-Mbit 333-MHz	PDF
Contextual Info: CY7C2642KV18/CY7C2644KV18 144-Mbit QDR II+ SRAM Two-Word Burst Architecture 2.0 Cycle Read Latency with ODT 144-Mbit QDR ® II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency) with ODT Features • Separate independent read and write data ports	Original	CY7C2642KV18/CY7C2644KV18 144-Mbit 333-MHz	PDF
Contextual Info: CY7C2642KV18/CY7C2644KV18 144-Mbit QDR II+ SRAM Two-Word Burst Architecture 2.0 Cycle Read Latency with ODT 144-Mbit QDR ® II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency) with ODT Features • Separate independent read and write data ports	Original	CY7C2642KV18/CY7C2644KV18 144-Mbit 333-MHz	PDF
CY7C2644KV18-333BZI Abstract: 3M Touch Systems Contextual Info: CY7C2640KV18, CY7C2655KV18 CY7C2642KV18, CY7C2644KV18 144-Mbit QDR II+ SRAM 2-Word Burst Architecture 2.0 Cycle Read Latency with ODT 144-Mbit QDR ® II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency) with ODT Features Configurations Separate independent read and write data ports	Original	144-Mbit CY7C2640KV18, CY7C2655KV18 CY7C2642KV18, CY7C2644KV18 CY7C2640KV18 CY7C2655KV18 CY7C2642KV18 CY7C2644KV18-333BZI 3M Touch Systems	PDF
Contextual Info: CY7C2642KV18/CY7C2644KV18 144-Mbit QDR II+ SRAM Two-Word Burst Architecture 2.0 Cycle Read Latency with ODT 144-Mbit QDR ® II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT Features • Separate independent read and write data ports	Original	CY7C2642KV18/CY7C2644KV18 144-Mbit 333-MHz	PDF
Contextual Info: CY7C2644KV18 144-Mbit QDR II+ SRAM Two-Word Burst Architecture 2.0 Cycle Read Latency with ODT 144-Mbit QDR ® II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT Features Configurations Separate independent read and write data ports	Original	CY7C2644KV18 144-Mbit 333-MHz	PDF
D2618 Abstract: 3M Touch Systems Contextual Info: CY7C2644KV18 144-Mbit QDR II+ SRAM Two-Word Burst Architecture 2.0 Cycle Read Latency with ODT 144-Mbit QDR ® II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT Features Configurations Separate independent read and write data ports	Original	CY7C2644KV18 144-Mbit 333-MHz CY7C2644KV18 D2618 3M Touch Systems	PDF
3M Touch Systems Contextual Info: CY7C2644KV18 144-Mbit QDR II+ SRAM Two-Word Burst Architecture 2.0 Cycle Read Latency with ODT 144-Mbit QDR ® II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT Features Configurations Separate independent read and write data ports	Original	CY7C2644KV18 144-Mbit 333-MHz CY7C2644KV18 3M Touch Systems	PDF