CY7C1676KV18 Search Results

CY7C1676KV18 Datasheets Context Search

Catalog Datasheet	Type	Document Tags	PDF
3M Touch Systems Contextual Info: CY7C1661KV18, CY7C1676KV18 CY7C1663KV18, CY7C1665KV18 144-Mbit QDR II+ SRAM 4-Word Burst Architecture 2.5 Cycle Read Latency 144-Mbit QDR ® II+ SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency) Features Configurations Separate independent read and write data ports	Original	144-Mbit CY7C1661KV18, CY7C1676KV18 CY7C1663KV18, CY7C1665KV18 CY7C1661KV18 CY7C1676KV18 CY7C1663KV18 3M Touch Systems	PDF
3M Touch Systems Contextual Info: CY7C1663KV18, CY7C1665KV18 144-Mbit QDR II+ SRAM Four-Word Burst Architecture 2.5 Cycle Read Latency 144-Mbit QDR ® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) Features • JTAG 1149.1 compatible test access port ■ Phase locked loop (PLL) for accurate data placement	Original	144-Mbit CY7C1663KV18, CY7C1665KV18 550-MHz 3M Touch Systems	PDF
CY7C1665KV18 Abstract: 3M Touch Systems Contextual Info: CY7C1663KV18, CY7C1665KV18 144-Mbit QDR II+ SRAM Four-Word Burst Architecture 2.5 Cycle Read Latency 144-Mbit QDR ® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) Features • JTAG 1149.1 compatible test access port ■ Phase locked loop (PLL) for accurate data placement	Original	144-Mbit CY7C1663KV18, CY7C1665KV18 550-MHz CY7C1665KV18 3M Touch Systems	PDF
Contextual Info: CY7C1663KV18/CY7C1665KV18 144-Mbit QDR II+ SRAM Four-Word Burst Architecture 2.5 Cycle Read Latency 144-Mbit QDR ® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) Features • JTAG 1149.1 compatible test access port ■ Phase locked loop (PLL) for accurate data placement	Original	CY7C1663KV18/CY7C1665KV18 144-Mbit 550-MHz CY7C1665KV18	PDF