Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CY7C1393KV18 Search Results

    CY7C1393KV18 Datasheets (3)

    Part ECAD Model Manufacturer Description Datasheet Type PDF PDF Size Page count
    CY7C1393KV18-250BZI
    Cypress Semiconductor Memory, Integrated Circuits (ICs), IC SRAM 18MBIT 250MHZ 165FBGA Original PDF 30
    CY7C1393KV18-300BZXC
    Cypress Semiconductor Memory, Integrated Circuits (ICs), IC SRAM 18MBIT 300MHZ 165FBGA Original PDF 30
    CY7C1393KV18-333BZI
    Cypress Semiconductor Memory, Integrated Circuits (ICs), IC SRAM 18MBIT 333MHZ 165FBGA Original PDF 30
    SF Impression Pixel

    CY7C1393KV18 Price and Stock

    Cypress Semiconductor

    Cypress Semiconductor CY7C1393KV18-300BZXC

    SRAM Chip Sync Dual 1.8V 18M-bit 1M x 18 0.45ns 165-Pin FBGA Tray
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Verical () CY7C1393KV18-300BZXC 3,160 25
    • 1 -
    • 10 -
    • 100 $33.29
    • 1000 $29.79
    • 10000 $28.02
    Buy Now
    CY7C1393KV18-300BZXC 224 25
    • 1 -
    • 10 -
    • 100 $33.29
    • 1000 $29.79
    • 10000 $28.02
    Buy Now

    Cypress Semiconductor CY7C1393KV18-250BZI

    SRAM Chip Sync Dual 1.8V 18M-bit 1M x 18 0.45ns 165-Pin FBGA Tray
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Verical () CY7C1393KV18-250BZI 167 25
    • 1 -
    • 10 -
    • 100 $27.44
    • 1000 $24.55
    • 10000 $23.11
    Buy Now
    CY7C1393KV18-250BZI 73 25
    • 1 -
    • 10 -
    • 100 $27.44
    • 1000 $24.55
    • 10000 $23.11
    Buy Now

    Cypress Semiconductor CY7C1393KV18-333BZI

    SRAM Chip Sync Dual 1.8V 18M-bit 1M x 18 0.45ns 165-Pin FBGA Tray
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Verical () CY7C1393KV18-333BZI 72 25
    • 1 -
    • 10 -
    • 100 $36.41
    • 1000 $32.58
    • 10000 $30.66
    Buy Now
    CY7C1393KV18-333BZI 25 25
    • 1 -
    • 10 -
    • 100 $36.41
    • 1000 $32.58
    • 10000 $30.66
    Buy Now

    CY7C1393KV18 Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    Contextual Info: CY7C1392KV18 CY7C1393KV18 18-Mbit DDR II SIO SRAM Two-Word Burst Architecture 18-Mbit DDR II SIO SRAM Two-Word Burst Architecture Features Configurations • 18-Mbit density 2 M x 8, 1 M × 18 CY7C1392KV18 – 2 M × 8 ■ 333-MHz clock for high bandwidth


    Original
    CY7C1392KV18 CY7C1393KV18 18-Mbit 333-MHz PDF

    Contextual Info: CY7C1392KV18 CY7C1393KV18 18-Mbit DDR II SIO SRAM Two-Word Burst Architecture 18-Mbit DDR II SIO SRAM Two-Word Burst Architecture Features Configurations • 18-Mbit density 2 M x 8, 1 M × 18 CY7C1392KV18 – 2 M × 8 ■ 333-MHz clock for high bandwidth


    Original
    CY7C1392KV18 CY7C1393KV18 18-Mbit CY7C1392KV18 333-MHz PDF

    Contextual Info: CY7C1392KV18 CY7C1393KV18 18-Mbit DDR II SIO SRAM Two-Word Burst Architecture 18-Mbit DDR II SIO SRAM Two-Word Burst Architecture Features Configurations • 18-Mbit density 2 M x 8, 1 M × 18 CY7C1392KV18 – 2 M × 8 ■ 333-MHz clock for high bandwidth


    Original
    CY7C1392KV18 CY7C1393KV18 18-Mbit CY7C1392KV18 333-MHz PDF

    Contextual Info:  CY7C1392KV18, CY7C1992KV18 CY7C1393KV18, CY7C1394KV18 18-Mbit DDR II SIO SRAM Two-Word Burst Architecture Features Functional Description • 18 Mbit density 2 M x 8, 2 M x 9, 1 M x 18, 512 K x 36 ■ 333-MHz clock for high bandwidth ■ Two-word burst for reducing address bus frequency


    Original
    CY7C1392KV18, CY7C1992KV18 CY7C1393KV18, CY7C1394KV18 18-Mbit 333-MHz PDF

    Contextual Info: CY7C1392KV18, CY7C1992KV18 CY7C1393KV18, CY7C1394KV18 18-Mbit DDR II SIO SRAM Two-Word Burst Architecture Features Functional Description • 18 Mbit density 2 M x 8, 2 M x 9, 1 M x 18, 512 K x 36 ■ 333-MHz clock for high bandwidth ■ Two-word burst for reducing address bus frequency


    Original
    CY7C1392KV18, CY7C1992KV18 CY7C1393KV18, CY7C1394KV18 18-Mbit CY7C1992KV18, CY7C1394KV18 PDF

    Contextual Info: CY7C1392KV18 CY7C1393KV18 18-Mbit DDR II SIO SRAM Two-Word Burst Architecture 18-Mbit DDR II SIO SRAM Two-Word Burst Architecture Features Configurations • 18-Mbit density 2 M x 8, 1 M × 18 CY7C1392KV18 – 2 M × 8 ■ 333-MHz clock for high bandwidth


    Original
    CY7C1392KV18 CY7C1393KV18 18-Mbit 333-MHz PDF