Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CPU BUS ALLOCATION CONTROL Search Results

    CPU BUS ALLOCATION CONTROL Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    GRT155C81A475ME13J
    Murata Manufacturing Co Ltd AEC-Q200 Compliant Chip Multilayer Ceramic Capacitors for Infotainment PDF
    GRT155D70J475ME13D
    Murata Manufacturing Co Ltd AEC-Q200 Compliant Chip Multilayer Ceramic Capacitors for Infotainment PDF
    GRT155C81A475ME13D
    Murata Manufacturing Co Ltd AEC-Q200 Compliant Chip Multilayer Ceramic Capacitors for Infotainment PDF
    GRT155D70J475ME13J
    Murata Manufacturing Co Ltd AEC-Q200 Compliant Chip Multilayer Ceramic Capacitors for Infotainment PDF
    D1U54T-M-2500-12-HB4C
    Murata Manufacturing Co Ltd 2.5KW 54MM AC/DC 12V WITH 12VDC STBY BACK TO FRONT AIR PDF

    CPU BUS ALLOCATION CONTROL Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    MCR 100-6 P

    Abstract: LAN9000 LAN91C96I-MU manchester encoder 10BASE2 10BASE5 LAN91C100FD LAN91C110 LAN91C94 LAN91C96I
    Contextual Info: LAN91C96i Non-PCI Single-Chip Full Duplex Ethernet Controller Datasheet Product Features ƒ Dynamic Memory Allocation Between Transmit and Receive ƒ Flat Memory Structure for Low CPU Overhead ƒ Buffered Architecture, Insensitive to Bus Latencies No Overruns/Underruns


    Original
    LAN91C96i MCR 100-6 P LAN9000 LAN91C96I-MU manchester encoder 10BASE2 10BASE5 LAN91C100FD LAN91C110 LAN91C94 LAN91C96I PDF

    VLSI Technology

    Abstract: 10BASE2 10BASE5 LAN9000 LAN91C100FD LAN91C110 LAN91C94 LAN91C96I-MU
    Contextual Info: LAN91C96i Non-PCI Single-Chip Full Duplex Ethernet Controller Data Brief Product Features ƒ Pin Compatible with the LAN91C92 and the LAN91C94 in Local Bus Mode ƒ Dynamic Memory Allocation Between Transmit and Receive ƒ Flat Memory Structure for Low CPU Overhead


    Original
    LAN91C96i LAN91C92 LAN91C94 VLSI Technology 10BASE2 10BASE5 LAN9000 LAN91C100FD LAN91C110 LAN91C96I-MU PDF

    Contextual Info: [P K IILO fiilD M A lS V in te i 82495XP CACHE CONTROLLER/ 82490XP CACHE RAM MESI Cache Consistency Protocol Hardware Cache Snooping Maintains Consistency with Primary Cache via Inclusion Principle Flexible User-Implemented Memory Interface Enables Wide Range of


    OCR Scan
    82495XP 82490XP 208-Lead 84Lead PDF

    xxxjx

    Contextual Info: in t e i 82495XP CACHE CONTROLLER/ 82490XP CACHE RAM Two-Way, Set Associative, Secondary Cache for i860 xp Microprocessor 50 MHz “No Glue” Interface with CPU Configurable — Cache Size 256 or 512 Kbytes — Line Width 32, 64 or 128 Bytes — Memory Bus Width 64 or 128 Bits


    OCR Scan
    82495XP 82490XP 10-3a. Controiler/82490XP xxxjx PDF

    est 7502 b data sheet

    Contextual Info: P E H I1 0 IM 1 D B M IV i n Dt t e : s. i 991 82495XP CACHE CONTROLLER/ 82490XP CACHE RAM • Two-Way, Set Associative, Secondary Cache for i860 XP Microprocessor MESI Cache Consistency Protocol ■ 50 MHz “No Glue” Interface with CPU Maintains Consistency with Primary


    OCR Scan
    82495XP 82490XP 10-3a. Controller/82490XP est 7502 b data sheet PDF

    MTA02

    Abstract: i860Xp MT 8222 Intel 82495 Cache Controller 3ce-14 LR1 D09 ahy 103 i860 64-Bit Microprocessor Performance Brief MCache Second Level Cache-Controller
    Contextual Info: in t e ! 82495XP CACHE CONTROLLER/ 82490XP CACHE RAM Two-Way, Set Associative, Secondary Cache for i860 XP Microprocessor 50 MHz “No Glue” Interface with CPU Configurable — Cache Size 256 or 512 Kbytes — Line Width 32, 64 or 128 Bytes — Memory Bus Width 64 or 128 Bits


    OCR Scan
    82495XP 82490XP Controller/82490XP MTA02 i860Xp MT 8222 Intel 82495 Cache Controller 3ce-14 LR1 D09 ahy 103 i860 64-Bit Microprocessor Performance Brief MCache Second Level Cache-Controller PDF

    PDIUSBD12PWAA

    Contextual Info: PDIUSBD12 USB peripheral controller with parallel bus Rev. 11 — 29 September 2009 Product data sheet 1. General description The PDIUSBD12 is a cost- and feature-optimized USB peripheral controller. It is normally used in microcontroller-based systems and communicates with the system microcontroller


    Original
    PDIUSBD12 PDIUSBD12 PDIUSBD12PWAA PDF

    Contextual Info: STANDARD MICROSYSTEMS CORPORATION, 90 Artoy Drive, Hauppauge, NY 11788 516 435-6000 Fax (516) 231-6004 SMC91C92 DIVISION Single-Chip Ethernet Controller with RAM FEATURES • • • • • • • • • • Single-Chip Ethernet Controller 4608 Bytes of On-Chip RAM


    OCR Scan
    SMC91C92 10BASE-T 16-Bit PDF

    PDIUSBD12PWTM

    Abstract: PDIUSBD12PWAA CD00222704 pdiusbd12pwt
    Contextual Info: PDIUSBD12 USB peripheral controller with parallel bus Rev. 12 — 8 April 2010 Product data sheet 1. General description The PDIUSBD12 is a cost- and feature-optimized USB peripheral controller. It is normally used in microcontroller-based systems and communicates with the system microcontroller


    Original
    PDIUSBD12 PDIUSBD12 CD00222704 PDIUSBD12PWTM PDIUSBD12PWAA CD00222704 pdiusbd12pwt PDF

    A1218

    Abstract: LAN9000 LAN91C100FD LAN91C110 LAN91C94 LAN91C96I LAN91C96I-MU LAN91C96IQFP LAN91C96ITQFP
    Contextual Info: LAN91C96I Non-PCI Single-Chip Full Duplex Ethernet Controller Datasheet Product Features ƒ Non-PCI Single-Chip Ethernet Controller ƒ Pipelined Data Path ƒ Fully Supports Full Duplex Switched Ethernet ƒ Handles Block Word Transfers for any Alignment ƒ


    Original
    LAN91C96I LAN91C92 LAN91C94 A1218 LAN9000 LAN91C100FD LAN91C110 LAN91C96I LAN91C96I-MU LAN91C96IQFP LAN91C96ITQFP PDF

    COL100

    Abstract: LAN83C694 LAN9000 LAN91C100
    Contextual Info: LAN91C100 ADVANCE INFORMATION FEAST Fast Ethernet Controller FEATURES • • • • • • • • Dual Speed CSMA/CD Engine 10 Mbps and 100 Mbps Compliant with IEEE 802.3 100BASE-T Specification Supports 100BASE-TX, 100BASE-T4, and 10BASE-T Physical Interfaces


    Original
    LAN91C100 100BASE-T 100BASE-TX, 100BASE-T4, 10BASE-T LAN91C100 COL100 LAN83C694 LAN9000 PDF

    10BASE5

    Abstract: LAN9000 LAN91C100FD LAN91C110 LAN91C94 LAN91C96I LAN91C96IQFP LAN91C96ITQFP
    Contextual Info: LAN91C96I Non-PCI Single-Chip Full Duplex Ethernet Controller with Magic Packet FEATURES § § § § § § § § § § § § § § § § § § § Non-PCI Single-Chip Ethernet Controller Fully Supports Full Duplex Switched Ethernet Supports Enhanced Transmit Queue


    Original
    LAN91C96I 10BASE5 LAN9000 LAN91C100FD LAN91C110 LAN91C94 LAN91C96I LAN91C96IQFP LAN91C96ITQFP PDF

    Contextual Info: DEC 21 ¡992 SMC91C90 STANDARD MICROSYSTEMS CORPORATION i ADVANCE INFORMATION COMPONENT PRODUCTS DIVISION 80 Artov Drive. Hauccauge. NY 11788 1516 435-6000 Fax 1516) 231-6004 Single-Chip Ethernet Controller FEATURES Single-Chip Ethernet Controller Supports IEEE 8 02.3 ANSI 8802-3) and


    OCR Scan
    SMC91C90 10BASE-T 16-Bit PDF

    SMC91C92

    Abstract: 10BASE2 10BASE5 SMC91C100 SMC91C94 arbiter decoder -1996
    Contextual Info: SMC91C94 ISA/PCMCIA Single-Chip Ethernet Controller with RAM FEATURES • • • • • • • • • ISA/PCMCIA Single-Chip Ethernet Controller 4608 Bytes of On-Chip RAM Supports IEEE 802.3 ANSI 8802-3 Ethernet Standards Simultasking - Early Transmit and Early


    Original
    SMC91C94 16-Bit SMC91C94 SMC91C92 10BASE2 10BASE5 SMC91C100 arbiter decoder -1996 PDF

    Intel 82495 Cache Controller

    Abstract: i860Xp J222J Si 7661 replacement TA 7503 TAG 9245 cache controller i860 64-Bit Microprocessor Performance Brief MCache yx 861
    Contextual Info: P K IL O IM ID K IÄ K Y in te i Dt • s. -991 82495XP CACHE CONTROLLER/ 82490XP CACHE RAM Two-W ay, Set Associative, Secondary Cache fo r i860 XP M icroprocessor MESI Cache Consistency Protocol 50 MHz “ No Glue” Interface with CPU Maintains Consistency with Primary


    OCR Scan
    82495XP 82490XP Controller/82490XP Intel 82495 Cache Controller i860Xp J222J Si 7661 replacement TA 7503 TAG 9245 cache controller i860 64-Bit Microprocessor Performance Brief MCache yx 861 PDF

    Contextual Info: LAN91C96I Non-PCI Single-Chip Full Duplex Ethernet Controller Datasheet Product Features ƒ Non-PCI Single-Chip Ethernet Controller ƒ Pipelined Data Path ƒ Fully Supports Full Duplex Switched Ethernet ƒ Handles Block Word Transfers for any Alignment ƒ


    Original
    LAN91C96I LAN91C92 LAN91C94 PDF

    10BASE5

    Abstract: LAN9000 LAN91C100FD LAN91C110 LAN91C94 LAN91C96I LAN91C96IQFP LAN91C96ITQFP
    Contextual Info: LAN91C96I Non-PCI Single-Chip Full Duplex Ethernet Controller with Magic Packet Datasheet Product Features Non-PCI Single-Chip Ethernet Controller Handles Block Word Transfers for any Alignment Fully Supports Full Duplex Switched Ethernet High Performance Chained "Back-to-Back"


    Original
    LAN91C96I LAN91C92 LAN91C94 10BASE5 LAN9000 LAN91C100FD LAN91C110 LAN91C96I LAN91C96IQFP LAN91C96ITQFP PDF

    68000 mmu

    Abstract: LAN91C96 10BASE2 10BASE5 LAN9000 LAN91C100FD LAN91C110 LAN91C94
    Contextual Info: LAN91C96 Non-PCI Single-Chip Full Duplex Ethernet Controller with Magic Packet FEATURES § § § § § § § § § § § § § § § § § § § Non-PCI Single-Chip Ethernet Controller A Subset of Motorola 68000 Bus Interface Support Fully Supports Full Duplex Switched Ethernet


    Original
    LAN91C96 68000 mmu LAN91C96 10BASE2 10BASE5 LAN9000 LAN91C100FD LAN91C110 LAN91C94 PDF

    SPRU610

    Abstract: Architecture of TMS320C64X TMS320C64X SPRU234 driving point and transfer giga media converter C6000 SPRU190 TMS320C6000 Memory Reference Guide spru610
    Contextual Info: Application Report SPRA994 − March 2004 TMS320C64x EDMA Architecture Jeffrey Ward Jamon Bowen TMS320C6000 Architecture ABSTRACT The enhanced DMA EDMA controller of the TMS320C64x device is a highly efficient data transfer engine. To maximize bandwidth, minimize transfer interference, and fully utilize the


    Original
    SPRA994 TMS320C64x TMS320C6000 SPRU610 Architecture of TMS320C64X SPRU234 driving point and transfer giga media converter C6000 SPRU190 Memory Reference Guide spru610 PDF

    10BASE5

    Abstract: LAN9000 LAN91C100FD LAN91C110 LAN91C94 LAN91C96I LAN91C96IQFP LAN91C96ITQFP
    Contextual Info: LAN91C96I Non-PCI Single-Chip Full Duplex Ethernet Controller Datasheet Product Features Non-PCI Single-Chip Ethernet Controller Handles Block Word Transfers for any Alignment Fully Supports Full Duplex Switched Ethernet High Performance Chained "Back-to-Back"


    Original
    LAN91C96I LAN91C92 LAN91C94 10BASE5 LAN9000 LAN91C100FD LAN91C110 LAN91C96I LAN91C96IQFP LAN91C96ITQFP PDF

    Contextual Info: V96xPBC Rev.B2 LOCAL BUS to PCI BRIDGE CONTROLLER FOR i960 Cx/Hx/Jx/Sx, 486® and PowerPC 401Gx PROCESSORS ❒ Glueless interface between Intel’s i960 processors and the industry standard PCI Bus ❒ Fully compliant with PCI 2.1 specification ❒ Configurable for primary master, bus master,


    Original
    V96xPBC 401Gx 8/16-bit V96xPBC, 2348G PDF

    LAN9000

    Abstract: LAN91C100FD LAN91C110 LAN91C94 LAN91C96I LAN91C96I-MU LAN91C96IQFP LAN91C96ITQFP
    Contextual Info: LAN91C96I Non-PCI Single-Chip Full Duplex Ethernet Controller Datasheet Product Features ƒ Non-PCI Single-Chip Ethernet Controller ƒ Pipelined Data Path ƒ Fully Supports Full Duplex Switched Ethernet ƒ Handles Block Word Transfers for any Alignment ƒ


    Original
    LAN91C96I LAN91C92 LAN91C94 LAN9000 LAN91C100FD LAN91C110 LAN91C96I LAN91C96I-MU LAN91C96IQFP LAN91C96ITQFP PDF

    9346 EEPROM

    Abstract: SMC91C90
    Contextual Info: SMC91C90 STANDARD MICROSYSTEMS CORPORATION. COMPONENT PRODUCTS DIVISION 80 Arkay Orive, Hauppauge, NY 11788 516 435-6000 Fax (516) 231-60M Single-Chip Ethernet Controller FEATURES Single-Chip Ethernet Controller Supports IEEE 802.3 (ANSI 8802-3) and Ethernet Standards


    OCR Scan
    231-60M SMC91C90 10BASE-T 9346 EEPROM SMC91C90 PDF

    Contextual Info: LAN91C110 REV. A PRELIMINARY FEAST Fast Ethernet Controller for PCMCIA and Generic 16-Bit Applications FEATURES !" Dual Speed CSMA/CD Engine 10 Mbps and 100 Mbps !" Built-in Transparent Arbitration for Slave Sequential Access Architecture !" Compliant with IEEE 802.3 100BASE-T


    Original
    LAN91C110 16-Bit 100BASE-T 100BASE-TX, 100BASE-T4 IEEE-802 PDF