COUNTER PARALLEL 16 X 4 Search Results
COUNTER PARALLEL 16 X 4 Result Highlights (5)
Part | ECAD Model | Manufacturer | Description | Download | Buy |
---|---|---|---|---|---|
74VHC164FT |
![]() |
CMOS Logic IC, Serial-In/Parallel-Out Shift Register, TSSOP14B, -40 to 125 degC, AEC-Q100 | Datasheet | ||
93L16DM |
![]() |
93L16 - Counter |
![]() |
||
9305DM |
![]() |
9305 - Counter |
![]() |
||
9305DM/B |
![]() |
9305 - Counter |
![]() |
||
74VHC595FT |
![]() |
CMOS Logic IC, 8-bit Shift Register, TSSOP16B, -40 to 125 degC, AEC-Q100 | Datasheet |
COUNTER PARALLEL 16 X 4 Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
m44c2601
Abstract: M44C260 BP33-BP32-BP31 PROCESS CONTROL TIMER application BP23 temic tuner AEI Semiconductors t 41 48 tuner TAPC HBP33
|
OCR Scan |
M44C260 M44C260 8/16-bit D-74025 001367b m44c2601 BP33-BP32-BP31 PROCESS CONTROL TIMER application BP23 temic tuner AEI Semiconductors t 41 48 tuner TAPC HBP33 | |
vhdl code for a updown counter
Abstract: vhdl code for 4 bit updown counter vhdl code for asynchronous decade counter vhdl code for a updown decade counter "8 bit full adder" half subtractor full subtractor verilog code of 8 bit comparator full subtractor circuit using xor and nand gates vhdl code for 8-bit adder
|
Original |
1-800-LATTICE ispDS1000SPY-UM vhdl code for a updown counter vhdl code for 4 bit updown counter vhdl code for asynchronous decade counter vhdl code for a updown decade counter "8 bit full adder" half subtractor full subtractor verilog code of 8 bit comparator full subtractor circuit using xor and nand gates vhdl code for 8-bit adder | |
verilog code of 8 bit comparator
Abstract: vhdl code for 4 bit updown counter 8 bit full adder 1-BIT D Latch Verilog code of 1-bit full subtractor half subtractor MANUAL Millenium 3 Verilog code subtractor 2 bit magnitude comparator using 2 xor gates verilog coding for asynchronous decade counter
|
Original |
1-800-LATTICE pDS2110-UM verilog code of 8 bit comparator vhdl code for 4 bit updown counter 8 bit full adder 1-BIT D Latch Verilog code of 1-bit full subtractor half subtractor MANUAL Millenium 3 Verilog code subtractor 2 bit magnitude comparator using 2 xor gates verilog coding for asynchronous decade counter | |
9316DM
Abstract: 93XX TTL logic 93S160 9316PC 9316V 93L16DM 93S16 93S16DC
|
OCR Scan |
93S16 9316DM 93XX TTL logic 93S160 9316PC 9316V 93L16DM 93S16DC | |
tc 9310
Abstract: 93L10-93L16 tc9310
|
OCR Scan |
93L10/93L16 93L10 93L16 tc 9310 93L10-93L16 tc9310 | |
hef4526
Abstract: HE4000B HEF4526B HEF4526BD HEF4526BP HEF4526BT
|
Original |
HE4000B HEF4526B OT109-1 076E07S MS-012AC hef4526 HEF4526B HEF4526BD HEF4526BP HEF4526BT | |
HE4000B
Abstract: HEF40162B HEF40162BD HEF40162BP HEF40162BT HEF4016
|
Original |
HE4000B HEF40162B OT109-1 076E07S MS-012AC HEF40162B HEF40162BD HEF40162BP HEF40162BT HEF4016 | |
HE4000B
Abstract: HEF40163B HEF40163BD HEF40163BP HEF40163BT MS-012AC
|
Original |
HE4000B HEF40163B OT38-1 050G09 MO-001AE HEF40163B HEF40163BD HEF40163BP HEF40163BT MS-012AC | |
93L10
Abstract: tc 9310 93L10DMQB 93L10FMQB 93L16 93L16DMQB 93L16FMQB J16A W16A 93L10-93L16
|
OCR Scan |
93L10/93L16 93L10 93L16 TL/F/9603-5 TL/F/9603-8 tc 9310 93L10DMQB 93L10FMQB 93L16DMQB 93L16FMQB J16A W16A 93L10-93L16 | |
74F168
Abstract: 74F169 N74F169D N74F169N
|
Original |
74F168* 74F169 74F168 74F169 N74F169D N74F169N | |
74LS190 application
Abstract: 74LS191 74LS190 up down decade counter 74LS191 datasheet 74LS190 pin diagram of 74LS191 LS191 74LS190 PIN diagram 74LS190 APPLICATIONS 74LS190 pins
|
Original |
SN54/74LS190 SN54/74LS191 74LS190 74LS191 Modulo-16 74LS190 application 74LS190 up down decade counter 74LS191 datasheet pin diagram of 74LS191 LS191 74LS190 PIN diagram 74LS190 APPLICATIONS 74LS190 pins | |
4510 bcd counterContextual Info: 74HC/HCT4510 MSI BCD UP/DOWN COUNTER FE A TU R E S • • TYPICAL O utput capability: standard I q q category: MSI G E N E R A L D E S C R IP T IO N The 74HC/HCT4510 are high-speed Si-gate CMOS devices and are pin compatible w ith the "4 5 1 0 " o f the "4 0 0 0 B " series. They are specified in |
OCR Scan |
74HC/HCT4510 4510 bcd counter | |
MR4020
Abstract: HEF40160BT HE4000B HEF40160B HEF40160BD HEF40160BP MS-012AC HEF4016
|
Original |
HE4000B HEF40160B OT38-1 050G09 MO-001AE MR4020 HEF40160BT HEF40160B HEF40160BD HEF40160BP MS-012AC HEF4016 | |
MR4020
Abstract: HE4000B HEF40161B HEF40161BD HEF40161BP HEF40161BT MS-012AC
|
Original |
HE4000B HEF40161B OT38-1 050G09 MO-001AE MR4020 HEF40161B HEF40161BD HEF40161BP HEF40161BT MS-012AC | |
|
|||
74HCT193
Abstract: 74HC193 74HC-HCT193 74HC193D 74HC193DB 74HC193N 74HC193PW 74HCT193D 74HCT193DB 74HCT193N
|
Original |
74HC193; 74HCT193 74HC193 74HCT193 HCT193 74HC-HCT193 74HC193D 74HC193DB 74HC193N 74HC193PW 74HCT193D 74HCT193DB 74HCT193N | |
Contextual Info: INTEGRATED CIRCUITS 74ALS161B/74ALS163B 4-bit binary counter Product specification IC05 Data Handbook Philips Semiconductors 1991 Feb 08 Philips Semiconductors Product specification 4-bit binary counter 74ALS161B 74ALS163B 74ALS161B/74ALS163B 4-bit binary counter, asynchronous reset |
Original |
74ALS161B/74ALS163B 74ALS161B 74ALS163B 74ALS161B) 74ALS163B) 140MHz 74ALS161B, | |
Contextual Info: 74H C /H C T191 MSI PRESETTABLE SYNCHRONOUS 4-BIT BINARY UP/DOWN COUNTER FEA TU R ES • • • TYPICAL • • Synchronous reversible counting Asynchronous parallel load Count enable control for synchronous expansion Single up/down control input Output capability: standard |
OCR Scan |
||
74F569
Abstract: EN10 N74F569D N74F569N
|
Original |
74F569 74F569 EN10 N74F569D N74F569N | |
74F169PCContextual Info: 54F 74F169 4-Stage Synchronous Bidirectional Counter General Description Features The ’F169 is a fully synchronous 4-stage up down counter The ’F169 is a modulo-16 binary counter Features a preset capability for programmable operation carry lookahead for |
Original |
74F169 modulo-16 74F169PC 16-Lead 962-86072012A 54F169 96286072012A 54F169DMQB 5962-8607201EA 74F169PC | |
application circuits of bcd counter
Abstract: HEF4522BP HE4000B HEF4522B HEF4522BD HEF4522BT
|
Original |
HE4000B HEF4522B HEF4522B application circuits of bcd counter HEF4522BP HEF4522BD HEF4522BT | |
pn sequence generator using d flip flop
Abstract: pn sequence generator using jk flip flop FULL SUBTRACTOR using 41 MUX full subtractor circuit using xor and nand gates verilog code for 16 bit carry select adder verilog code pipeline ripple carry adder verilog code for jk flip flop vhdl for 8 bit lut multiplier ripple carry adder synchronous updown counter using jk flip flop Mux 1x8 74
|
Original |
0373f AT40K pn sequence generator using d flip flop pn sequence generator using jk flip flop FULL SUBTRACTOR using 41 MUX full subtractor circuit using xor and nand gates verilog code for 16 bit carry select adder verilog code pipeline ripple carry adder verilog code for jk flip flop vhdl for 8 bit lut multiplier ripple carry adder synchronous updown counter using jk flip flop Mux 1x8 74 | |
HEF4516B
Abstract: HEF4516BP HEF4516BT
|
Original |
HEF4516B HEF4516B HEF4516BP HEF4516BT | |
HEF4516B
Abstract: HEF4516BP HEF4516BT JESD22-A114E ZO 405 me
|
Original |
HEF4516B HEF4516B HEF4516BP HEF4516BT JESD22-A114E ZO 405 me | |
74LS192 truth table
Abstract: 74LS193 truth table 74LS192 PIN diagram 74ls193 74LS192 74LS192 INTERNAL DIAGRAM TTL 74ls193 74LS193 pin data 74LS192 table ttl 74ls192
|
Original |
SN54/74LS192 SN54/74LS193 SN54/74LS192 SN54/74LS193 MODULO-16 74LS192 truth table 74LS193 truth table 74LS192 PIN diagram 74ls193 74LS192 74LS192 INTERNAL DIAGRAM TTL 74ls193 74LS193 pin data 74LS192 table ttl 74ls192 |