Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CORDIC ALGORITHM Search Results

    CORDIC ALGORITHM Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    BQ2031SN-A5
    Texas Instruments Switch-mode Lead-Acid Battery Charger with User-Selectable Charge Algorithms 16-SOIC 0 to 0 Visit Texas Instruments Buy
    BQ2031SN-A5TRG4
    Texas Instruments Switch-mode Lead-Acid Battery Charger with User-Selectable Charge Algorithms 16-SOIC 0 to 0 Visit Texas Instruments Buy
    BQ2031SN-A5TR
    Texas Instruments Switch-mode Lead-Acid Battery Charger with User-Selectable Charge Algorithms 16-SOIC 0 to 0 Visit Texas Instruments Buy
    BQ2031PN-A5
    Texas Instruments Switch-mode Lead-Acid Battery Charger with User-Selectable Charge Algorithms 16-PDIP 0 to 0 Visit Texas Instruments Buy
    BQ2031PN-A5E4
    Texas Instruments Switch-mode Lead-Acid Battery Charger with User-Selectable Charge Algorithms 16-PDIP 0 to 0 Visit Texas Instruments Buy

    CORDIC ALGORITHM Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    cordic algorithm

    Abstract: CORDIC altera
    Contextual Info: HammerCores by Altera White Paper CORDIC Functions CDPP & CDPS Introduction The two HammerCores by Altera CORDIC macros, CDPP and CDPS, use the CORDIC algorithm to convert rectangular to polar coordinates. This algorithm is also known as the backwards rotation CORDIC algorithm. The


    Original
    cordic algorithmcordic altera PDF

    CORDIC v4.0

    Abstract: FIX16 CORDIC in xilinx CORDIC SPARTAN-3E IC BA 3812 DATASHEET CORDIC system generator xilinx cordic design for fixed angle rotation cordic design for fixed angle of rotation cordic algorithm in matlab
    Contextual Info: CORDIC v4.0 DS249 April 24, 2009 Product Specification • Introduction The Xilinx LogiCORE IP CORDIC core implements a generalized coordinate rotational digital computer CORDIC algorithm. For use with Xilinx CORE Generator™ and Xilinx System Generator™ v11.1 or later.


    Original
    ds249cordic v4.0fix16cordic in xilinx+7cordicspartan-3eic ba 3812 datasheetcordic system generator xilinxcordic design for fixed angle rotationcordic design for fixed angle of rotationcordic algorithm in matlab PDF

    verilog code for cordic algorithm

    Abstract: verilog code for cordic cordic algorithm code in verilog cordic cordic algorithm in matlab code for cordic cordic design for fixed angle rotation AN 263 CORDIC Reference Design altera CORDIC ip cordic design for fixed angle of rotation
    Contextual Info: CORDIC Reference Design June 2005, ver. 1.4 Introduction Application Note 263 The co-ordinate rotation digital computer CORDIC reference design implements the CORDIC algorithm, which converts cartesian to polar coordinates and vice versa and also allows vectors to be rotated through


    Original
    verilog code for cordic algorithmverilog code for cordiccordic algorithm code in verilogcordic+6cordic algorithm in matlabcode for cordiccordic design for fixed angle rotationan 263 cordic reference designaltera cordic ipcordic design for fixed angle of rotation PDF

    vhdl code for rotation cordic

    Abstract: DS858 LogiCORE IP CORDIC CORDIC divider CORDIC in xilinx cordic design for fixed angle rotation CORDIC v5.0 CORDIC v4.0 XC7K325T CORDIC system generator xilinx
    Contextual Info: LogiCORE IP CORDIC v5.0 DS858 October 19, 2011 Product Specification Introduction LogiCORE IP Facts Table The Xilinx LogiCORE IP v5.0 core implements a generalized coordinate rotational digital computer CORDIC algorithm. Features Core Specifics Supported


    Original
    ds858zynqtm-7000vhdl code for rotation cordiclogicore ip cordic+7cordic dividercordic in xilinxcordic design for fixed angle rotationcordic v5.0cordic v4.0xc7k325tcordic system generator xilinx PDF

    vhdl code for cordic algorithm

    Abstract: verilog code for cordic verilog code for logarithm verilog code for cordic algorithm cordic algorithm code in verilog vhdl code for cordic verilog code for cordic algorithm sine cosine vhdl code for cordic cosine and sine vhdl cordic code verilog code of sine rom
    Contextual Info: DCORDIC CORDIC processor ver 1.16 OVERVIEW The DCORDIC uses the CORDIC algorithm to compute trigonometric, reverse trigonometric, hyperbolic and reverse hyperbolic functions. It supports sine, cosine, arcus tangent functions for hyperbolic and trigonometric systems. Logarithm, square root and exponent


    Original
    24-bitieee-754vhdl code for cordic algorithmverilog code for cordic+8verilog code for logarithmverilog code for cordic algorithmcordic algorithm code in verilogvhdl code for cordicverilog code for cordic algorithm sine cosinevhdl code for cordic cosine and sinevhdl cordic codeverilog code of sine rom PDF

    cordic sine cosine generator vhdl

    Abstract: cordic vhdl code for cordic algorithm vhdl code for cordic vhdl code for rotation cordic vhdl code for vector cordic verilog code for cordic verilog code for cordic algorithm cordic algorithm code in verilog vhdl code for cordic cosine and sine
    Contextual Info: CoreCORDIC CORDIC RTL Generator Product Summary • – Intended Use • COordinate Rotation DIgital Computer CORDIC Rotator Function for Actel FPGAs Vector Rotation – Conversion of Polar Coordinates to Rectangular Coordinates • Vector Translation – Conversion of Rectangular


    Original
    cordic sine cosine generator vhdlcordicvhdl code for cordic algorithmvhdl code for cordic+6vhdl code for rotation cordicvhdl code for vector cordicverilog code for cordicverilog code for cordic algorithmcordic algorithm code in verilogvhdl code for cordic cosine and sine PDF

    code for cordic

    Abstract: CORDIC altera LMS MIMO CORDIC Digital computer design fourth edition cordicbased applications of vlsi in antennas fpga altera NLMS EQUALIZER beamforming weight
    Contextual Info: White Paper Implementation of CORDIC-Based QRD-RLS Algorithm on Altera Stratix FPGA with Embedded Nios Soft Processor Technology This white paper describes the implementation of the QR decomposition-based recursive least squares RLS algorithm on Altera Stratix FPGAs. Coordinate Rotation by Digital Computer (CORDIC)


    Original
    code for cordiccordic alteralms mimocordic+6digital computer design fourth editioncordicbasedapplications of vlsi in antennasfpga alteranlms equalizerbeamforming weight PDF

    Contextual Info: CORDIC IP Core User’s Guide August 2012 IPUG81_01.3 Table of Contents Chapter 1. Introduction . 4 Quick Facts . 4


    Original
    ipug81mult18x18lfxp2-30e-7f484cd-2009+112l-1 PDF

    EMBEDDED C BOOKS IN PIC16F877A

    Abstract: PIC16F877A cordic pic16f877a c code programming example PIC16F877A circuit diagram PIC16F877A Microcontroller with LCD cordic design for fixed angle rotation ATAN TECHNOLOGY pic16f877a PIC16F877A block diagram PIC16F877A Microcontroller
    Contextual Info: AN1061 Efficient Fixed-Point Trigonometry Using CORDIC Functions For PIC16F Author: Jose Benavides Microchip Technology Inc. INTRODUCTION This application note presents an implementation of the following fixed-point math routines for the PIC16F microcontroller families:


    Original
    an1061pic16fds01061a-pageembedded c books in pic16f877a+9pic16f877a cordicpic16f877a c code programming examplepic16f877a circuit diagrampic16f877a microcontroller with lcdcordic design for fixed angle rotationatan technologypic16f877apic16f877a block diagrampic16f877a microcontroller PDF

    8051 16bit addition, subtraction

    Abstract: verilog code for floating point division verilog code for single precision floating point multiplication vhdl code for cordic cosine and sine vhdl code for cordic verilog code for floating point multiplication program for 8051 16bit square root vhdl code for cordic multiplication test bench for 16 bit shifter verilog code for cordic
    Contextual Info: Floating Point Mathematics Unit ver 1.30 OVERVIEW DFPMU uses the specialized CORDIC and standard algorithms to compute math functions. It supports addition, subtraction, multiplication, division, square root, comparison, absolute value, change sign of a number


    Original
    ieee-75416-bit32-bit8051 16bit addition, subtraction+9verilog code for floating point divisionverilog code for single precision floating point multiplicationvhdl code for cordic cosine and sinevhdl code for cordicverilog code for floating point multiplicationprogram for 8051 16bit square rootvhdl code for cordic multiplicationtest bench for 16 bit shifterverilog code for cordic PDF

    cordic design for fixed angle rotation

    Abstract: CORDIC in xilinx CORDIC system generator xilinx CORDIC MAGNITUDE code for scale free cordic cordic design for fixed angle of rotation code for cordic cordic algorithm CORDIC tanh fpga polar architecture
    Contextual Info: CORDIC v2.0 DS249 v1.5 March 28, 2003 Product Specification Features • Word Serial architectural configuration for small area • Available for all Virtex , Virtex-E, Virtex-II, Virtex-II Pro™, Spartan™-II, Spartan-IIE and Spartan-3 FPGA family members


    Original
    ds249cordic design for fixed angle rotationcordic in xilinxcordic system generator xilinx+7cordic magnitudecode for scale free cordiccordic design for fixed angle of rotationcode for cordiccordic algorithmcordic tanh fpgapolar architecture PDF

    music algorithm for antenna array

    Abstract: cordic design for fixed angle rotation cordic designs for fixed angle of rotation code for scale free cordic cordicbased altera CORDIC ip CORDIC EP1S10F780C6ES Types of Radar Antenna CORDIC altera
    Contextual Info: Nios II Embedded Processor Design Contest—Outstanding Designs 2005 Third Prize Spectral Estimation Using a MUSIC Algorithm Institution: Indian Institute of Technology, Kanpur Participants: Jawed Qumar Instructor: Baquer Mazhari Design Introduction I have implemented a high resolution spectral estimation multiple signal classification MUSIC


    Original
    music algorithm for antenna arraycordic design for fixed angle rotationcordic designs for fixed angle of rotationcode for scale free cordic+6cordicbasedaltera cordic ipcordicep1s10f780c6estypes of radar antennacordic altera PDF

    verilog code for cordic algorithm

    Abstract: cordic algorithm code in verilog FIR filter design using cordic algorithm CORDIC adaptive algorithm dpd verilog code for dpd verilog code for cordic altera CORDIC ip verilog code for half subtractor verilog code for cordic algorithm for wireless
    Contextual Info: Digital Predistortion Reference Design Application Note AN-314-1.0 Introduction Power amplifiers PAs for for third-generation (3G) wireless communication systems need high linearity at the PA output, to achieve high adjacent channel leakage ratio (ACLR) and low error vector


    Original
    an-314-1verilog code for cordic algorithmcordic algorithm code in verilogfir filter design using cordic algorithm+7cordicadaptive algorithm dpdverilog code for dpdverilog code for cordicaltera cordic ipverilog code for half subtractorverilog code for cordic algorithm for wireless PDF

    source code verilog for qr decomposition

    Abstract: verilog code for 4 bit multiplier testbench matlab code for mimo ofdm verilog code for mimo ofdm vhdl code for cordic algorithm RLS matlab verilog code for inverse matrix cordic vhdl code for rotation cordic CORDIC vhdl altera
    Contextual Info: QR Matrix Decomposition Application Note 506 February 2008, ver. 2.0 Introduction QR matrix decomposition QRD , sometimes referred to as orthogonal matrix triangularization, is the decomposition of a matrix (A) into an orthogonal matrix (Q) and an upper triangular matrix (R). QRD is useful


    Original
    source code verilog for qr decompositionverilog code for 4 bit multiplier testbenchmatlab code for mimo ofdmverilog code for mimo ofdm+6vhdl code for cordic algorithmrls matlabverilog code for inverse matrixcordicvhdl code for rotation cordiccordic vhdl altera PDF

    FSK ask psk by simulink matlab

    Abstract: digital modulation carrier ASK,PSK and FSK FSK ask psk by matlab FSK matlab cordic algorithm code in verilog verilog code for cordic algorithm verilog code for cordic verilog coding for CORDIC ALGORITHM EP2C35F672C6 FSK modulate by matlab book
    Contextual Info: SOPC Implementation of Software-Defined Radio First Prize SOPC Implementation of SoftwareDefined Radio Institution: National Institute of Technology, Trichy Participants: A. Geethanath, Govinda Rao Locharla, V.S.N.K. Chaitanya Instructor: Dr. B. Venkataramani


    Original
    fsk ask psk by simulink matlabdigital modulation carrier ask,psk and fskfsk ask psk by matlabfsk matlab+6cordic algorithm code in verilogverilog code for cordic algorithmverilog code for cordicverilog coding for cordic algorithmep2c35f672c6fsk modulate by matlab book PDF

    vhdl code for cordic cosine and sine

    Abstract: verilog code to generate sine wave vhdl code to generate sine wave verilog code for CORDIC to generate sine wave CORDIC to generate sine wave qpsk modulation VHDL CODE verilog code for cordic algorithm sine cosine VHDL code for CORDIC to generate sine wave vhdl code for cordic algorithm matlab code to generate sine wave using CORDIC
    Contextual Info: NCO Compiler MegaCore Function Solution Brief 49 September 2000, ver. 1.0 Target Applications: Data Storage and Retrieval Systems, Modulators, Demodulators, and Digital PLLs Features • ■ Family: APEXTM 20K, ACEXTM, FLEX 10, FLEX 8000, and FLEX 6000 ■


    Original
    vhdl code for cordic cosine and sineverilog code to generate sine wavevhdl code to generate sine waveverilog code for cordic to generate sine wave+6cordic to generate sine waveqpsk modulation vhdl codeverilog code for cordic algorithm sine cosinevhdl code for cordic to generate sine wavevhdl code for cordic algorithmmatlab code to generate sine wave using cordic PDF

    abstract on fm modulation and demodulation

    Abstract: CORDIC altera SDR baseband modulation demodulation wifi 5 watt amplifier circuit demodulator fpga fpga based Numerically Controlled Oscillator CORDIC computer smps model wifi antenna hp ipaq
    Contextual Info: SYNTHESIZING FPGA CORES FOR SOFTWARE-DEFINED RADIO John Huie General Dynamics Decision Systems, Scottsdale, Arizona, john.huie@gdds.com ; Price D’Antonio (General Dynamics Decision Systems, Scottsdale, Arizona, price.d’antonio@gdds.com); Robert Pelt (Altera Corporation, San


    Original
    pp191-200abstract on fm modulation and demodulationcordic alterasdr baseband modulation demodulation+7wifi 5 watt amplifier circuitdemodulator fpgafpga based numerically controlled oscillatorcordiccomputer smps modelwifi antennahp ipaq PDF

    verilog code to generate sine wave

    Abstract: verilog code for sine wave generator using cordic vhdl code to generate sine wave CORDIC to generate sine wave fpga verilog code for CORDIC to generate sine wave vhdl code dds VHDL code for CORDIC to generate sine wave vhdl code for cordic algorithm vhdl code for cordic CORDIC to generate sine wave
    Contextual Info: CoreDDS Handbook Actel Corporation, Mountain View, CA 94043 2006 Actel Corporation. All rights reserved. Printed in the United States of America Part Number: 50200078-0 Release: September 2006 No part of this document may be copied or reproduced in any form or by any means


    Original
    verilog code to generate sine waveverilog code for sine wave generator using cordicvhdl code to generate sine wavecordic to generate sine wave fpga+6verilog code for cordic to generate sine wavevhdl code ddsvhdl code for cordic to generate sine wavevhdl code for cordic algorithmvhdl code for cordiccordic to generate sine wave PDF

    VERILOG Digitally Controlled Oscillator

    Abstract: matlab code to generate sine wave using CORDIC verilog code of sine rom verilog code to generate sine wave QFSK EP3C10F256 verilog code for digital modulation cyclone iii matlab code for half adder CORDIC to generate sine wave fpga VHDL code for CORDIC to generate sine wave
    Contextual Info: NCO MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: Document Date: 11.0 May 2011 Copyright 2011 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original
    verilog digitally controlled oscillatormatlab code to generate sine wave using cordicverilog code of sine romverilog code to generate sine wave+6qfskep3c10f256verilog code for digital modulation cyclone iiimatlab code for half addercordic to generate sine wave fpgavhdl code for cordic to generate sine wave PDF

    verilog code for CORDIC to generate sine wave

    Abstract: verilog code for cordic algorithm vhdl code for cordic vhdl code for rotation cordic CORDIC to generate sine wave fpga verilog code to generate sine wave vhdl code to generate sine wave verilog code for cordic CORDIC to generate sine wave vhdl code for FFT 32 point
    Contextual Info: NCO MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: Document Date: 10.0 July 2010 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original
    verilog code for cordic to generate sine waveverilog code for cordic algorithmvhdl code for cordicvhdl code for rotation cordic+6cordic to generate sine wave fpgaverilog code to generate sine wavevhdl code to generate sine waveverilog code for cordiccordic to generate sine wavevhdl code for fft 32 point PDF

    AS5410

    Abstract: AS5401A 0113h AS5401 crc9 AS541 012-1h 3dhall AS54 AustriaMicrosystems 3D Hall
    Contextual Info: Part Number Data Sheet - Chapter Preliminary Data Sheet AS5410 3D-Hall Encoder absolute linear 1 General Description The chip can measure magnetic fields components in all three dimensions and converts the magnetic field information into absolute, position information. The


    Original
    as5410com/as5410as5401a0113h+7as5401crc9as541012-1h3dhallas54austriamicrosystems 3d hall PDF

    sonar beamforming

    Abstract: airplay cordic design for fixed angle rotation matrix ultrasound array sonar rf front end JTRS sdr on fpga "channel estimation"
    Contextual Info: LatticeECP/EC FPGAs: A Systolic Array Processor for Software Defined Radio A Lattice Semiconductor White Paper April 2005 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: 503 268-8000 www.latticesemi.com 1 LatticeECP/EC FPGAs: A Systolic Array Processor For Software Defined Radio


    Original
    sonar beamformingairplaycordic design for fixed angle rotationmatrix ultrasound array+4sonar rf front endjtrssdr on fpgachannel estimation PDF

    verilog code for cordic algorithm

    Abstract: CORDIC to generate sine wave fpga vhdl code for cordic cosine and sine sin wave with test bench file in vhdl vhdl code for cordic algorithm cordic algorithm code in verilog CORDIC altera matlab code to generate sine wave using CORDIC vhdl code for rotation cordic QFSK
    Contextual Info: NCO MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: Document Date: 9.1 November 2009 Copyright 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original
    verilog code for cordic algorithmcordic to generate sine wave fpgavhdl code for cordic cosine and sinesin wave with test bench file in vhdl+6vhdl code for cordic algorithmcordic algorithm code in verilogcordic alteramatlab code to generate sine wave using cordicvhdl code for rotation cordicqfsk PDF

    multipliers modulo generic

    Abstract: fft processor cordic algorithm in matlab
    Contextual Info: Conference Paper Automated FFT Processor Design Presently, fast Fourier transforms FFTs can be implemented in software using DSP processors or microprocessors, or for higher performance, in application specific devices or in custom VLSI designs. In the latter case, cost, design risk,


    Original
    multipliers modulo genericfft processorcordic algorithm in matlab PDF