CONFIGURATION BITS Search Results
CONFIGURATION BITS Result Highlights (5)
| Part | ECAD Model | Manufacturer | Description | Download | Buy |
|---|---|---|---|---|---|
| SN74AXC2T45DCTR | Texas Instruments | Dual-bit dual-supply bus transceiver with configurable voltage translation |
|
|
|
| SN74AXC2T45DCUR | Texas Instruments | Dual-bit dual-supply bus transceiver with configurable voltage translation |
|
|
|
| SN74LXCH1T45DRYR | Texas Instruments | Single-bit dual-supply transceiver with configurable voltage-level shifting 6-SON -40 to 125 |
|
||
| SN74LXCH1T45DCKR | Texas Instruments | Single-bit dual-supply transceiver with configurable voltage-level shifting 6-SC70 -40 to 125 |
|
||
| SN74LXCH1T45DTQR | Texas Instruments | Single-bit dual-supply transceiver with configurable voltage-level shifting 6-X2SON -40 to 125 |
|
CONFIGURATION BITS Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
cyclone serial interfaceContextual Info: Active Serial Memory Interface May 2003, Version 1.2 Data Sheet Altera CycloneTM devices can be configured in active serial configuration mode. This mode reads a configuration bitstream from an external serial configuration device. The memory within the serial configuration device |
Original |
cyclone serial interface | |
XC17256EDD8M
Abstract: Xilinx XC17256E XC17256EDD XC1765EDD8B XC17256EDD8B 17256EDM XC17256E XC17256E-DD8B XQ4010E XQ4013E
|
Original |
xc1700eds670xc17256edd8mxilinx xc17256e+8 | |
serial memoryContextual Info: Active Serial Memory Interface October 2002, Version 1.0 Introduction Data Sheet Altera CycloneTM devices can be configured in active serial configuration mode. This mode reads a configuration bitstream from an external serial configuration device. The memory within the serial configuration device |
Original |
serial memory | |
|
Contextual Info: ORCA Series 4 FPGA Configuration January 2003 Technical Note TN1013 Introduction Configuration is the process of loading a design via a bitstream file into the FPGA internal configuration memory. Readback is the process of reading the configuration data in a programmed FPGA back out, into a file. |
Original |
tn1013 | |
hdc 3076
Abstract: FPGA mpi interface cable length
|
Original |
tn1013hdc 3076fpgampi interface cable length | |
hdc 3076Contextual Info: ORCA Series 4 FPGA Configuration April 2002 Technical Note TN1013 Introduction Configuration is the process of loading a design via a bitstream file into the FPGA internal configuration memory. Readback is the process of reading the configuration data in a programmed FPGA back out, into a file. |
Original |
tn1013hdc 3076 | |
EP2S90
Abstract: EPC16 EPCS16 EPCS64 EP2S15 EP2S180 EP2S30 EP2S60
|
Original |
ep2s90epc16epcs16epcs64+4 | |
AGX52011-1
Abstract: EPC16 EPCS128 EPCS16 EPCS64 vhdl code uart altera
|
Original |
agx52011-1epc16epcs128epcs16+2 | |
EP2S15
Abstract: EP2S180 EP2S30 EP2S60 EP2S90 EPC16 EPCS16 EPCS64 pin configuration
|
Original |
ep2s15ep2s180ep2s30ep2s60+5 | |
intel atom microprocessor
Abstract: intel organisational structure pin configuration 1K variable resistor EP1S60 EPC16
|
Original |
intel atom microprocessorintel organisational structurepin configuration 1k variable resistorep1s60+1 | |
AGX52011-1
Abstract: EPC16 EPCS128 EPCS16 EPCS64
|
Original |
agx52011-1epc16epcs128epcs16+1 | |
EP2S15
Abstract: EP2S180 EP2S30 EP2S60 EP2S90 EPC16 EPCS128 EPCS16 EPCS64 TCFG Series
|
Original |
ep2s15ep2s180ep2s30ep2s60+6 | |
EP2S15
Abstract: EP2S180 EP2S30 EP2S60 EP2S90 EPC16 EPCS128 EPCS16 EPCS64
|
Original |
ep2s15ep2s180ep2s30ep2s60+5 | |
PIC16F877 example code on internal oscillator
Abstract: PIC16F877 example code on external oscillator instruction set of pic16f877 microcontroller
|
Original |
pic16f877 example code on internal oscillatorpic16f877 example code on external oscillatorinstruction set of pic16f877 microcontroller | |
|
|
|||
fpga radiation
Abstract: XAPP185 HW-130 XQR1704L XQR4013XL XQR4036XL XQ1701LCC44B 1704L XQR4000XL XQR4
|
Original |
ds062xq1701lxq1704lxqr1701l+14 | |
|
Contextual Info: CONFIGURATION The configuration of the chip is programmable through software selectable configuration registers. Enter Configuration M ode To enter the configuration mode, two writes in succession to port 3F0H or 370H with 5 5 H data are required. If a write to another address |
OCR Scan |
-371h | |
CII51013-3
Abstract: EP2C20 EP2C35 EP2C50 EPC1441 EPC16 EPCS16 EPCS64 JESD-71
|
Original |
cii51013-3ep2c20ep2c35ep2c50+5 | |
ID 4C transponder
Abstract: transistor s2000 Transponder ID 48 s2000 Transponder ID 46 7f mpt
|
Original |
2000/seriesconf-11id 4c transpondertransistor s2000+4 | |
TsoP 20 Package XILINX
Abstract: xl marking 17s10l xc17s30xlvo8c XC17S20PD8C SPARTAN XC2S50 xilinx 8 pin dip XCS05 XCS05XL XCS10XL
|
Original |
xc17s00/xlds03020-pintsop 20 package xilinx+9 | |
1736DPC
Abstract: xc17128dpd8c XC17256DPD8C xilinx MARKING CODE XC4000 Marking 8DF XC1736DPD8C XC17256DPC20C 1736D XC17128DPC XC1765DPC
|
Original |
xc1700dxc17001736dxc1718d+15 | |
17S200
Abstract: 17s50a 17S150A 17s100a 17s200a 17s15a 17s15 17S50 DS078 17S150
|
Original |
ds07820-pin44-pin17s200+8 | |
17256dpc
Abstract: XC17128DPD8C XC17128DPC XC17128DPD8I XC17256DDD8M XC17256DPD8C XC17256DPC XC17256DPD8I XC17256DV08I XC17128DPC20C
|
OCR Scan |
xc1700dxc17128dxc17256dxc4000+16 | |
XC17128EV08CContextual Info: £ XILINX XC1700E Family of Serial Configuration PROMs July 21, 1998 Version 1.1 Product Specification Features Description • The XC1700 family of serial configuration PROMs (SCPs) provides an easy-to-use, cost-effective method for storing Xilinx FPGA configuration bitstreams. |
OCR Scan |
xc1700exc1700xc4000ex/xlxc17128x+4 | |
XC1736E
Abstract: XC17128EPD8C HW130 XC1700 XC1700E XC17128E XC17256E XC17512L XC1765E xc17256
|
Original |
xc1700exc1700xc4000ex/xlxc17128e+10 | |