CDCLVD1212 Search Results

Contextual Info: CDCLVD1212 www.ti.com SCAS901B – SEPTEMBER 2010 – REVISED JANUARY 2011 2:12 Low Additive Jitter LVDS Buffer Check for Samples: CDCLVD1212 FEATURES 1 • • • • • • • • • • • • 2:12 Differential Buffer Low Additive Jitter: <300 fs RMS in

Contextual Info: CDCLVD1212 www.ti.com SCAS901 – SEPTEMBER 2010 2:12 Low Additive Jitter LVDS Buffer Check for Samples: CDCLVD1212 FEATURES 1 • • • • • • • • • • 2:12 Differential Buffer Low Additive Jitter: <300 fs RMS in 10 kHz to 20 MHz Low Output Skew of 50 ps Max

VQFN footprint 6mm

Abstract: CDCLVD1212
Contextual Info: CDCLVD1212 www.ti.com SCAS901B – SEPTEMBER 2010 – REVISED JANUARY 2011 2:12 Low Additive Jitter LVDS Buffer Check for Samples: CDCLVD1212 FEATURES 1 • • • • • • • • • • • • 2:12 Differential Buffer Low Additive Jitter: <300 fs RMS in

Contextual Info: CDCLVD1212 www.ti.com SCAS901B – SEPTEMBER 2010 – REVISED JANUARY 2011 2:12 Low Additive Jitter LVDS Buffer Check for Samples: CDCLVD1212 FEATURES 1 • • • • • • • • • • • • 2:12 Differential Buffer Low Additive Jitter: <300 fs RMS in

Contextual Info: User's Guide SCAU045 – September 2010 Low Additive Jitter, Twelve LVDS Outputs Clock Buffer Evaluation Board This user's guide describes how to use the CDCLVD1212/CDCLVD2106 evaluation module EVM and provides users with guidelines to build their own systems. The EVM schematics and bill of materials are

8S89832

Abstract: CDCLVD1204
Contextual Info: C R O S S R E F E R E N C E G U I D E CLOCK & TIMING www.micrel.com www.micrel.com FAMILY DESCRIPTION MICREL P/N ON SEMI IDT CYPRESS MAXIM TI CLOCK SYNTHESISER Clock Synthesiser 400MHz Programmable Frequency Synthesizer SY89429A NBC12429AFNG Clock Synthesiser

ADS7924

Abstract: TRF3761-E CDCLVC1102 INA3221
Contextual Info: Analog Signal Chain Guide Amplifiers Data Converters Interface Clocks and Timing Sensing Wireless Connectivity www.ti.com 2013 Analog Signal Chain Guide Table of Contents Overview. 3 Interface Amplifiers and Comparators