ASYNCHRONOUS COUNTER UP FUNCTION OF PRESET Search Results
ASYNCHRONOUS COUNTER UP FUNCTION OF PRESET Result Highlights (5)
| Part | ECAD Model | Manufacturer | Description | Download | Buy |
|---|---|---|---|---|---|
| DM54LS168J/B |
|
54LS168 - Decade UP/Down Counter |
|
||
| AM7969-125DC |
|
AM7969 - TAXIchip (Transparent Asynchronous Xmitter-Reciever Interface), Receive Interface |
|
||
| AM7968-175DC |
|
AM7968 - TAXIchip (Transparent Asynchronous Xmitter-Reciever Interface), Transmit Interface |
|
||
| 54L193W/C |
|
54L193 - 4 Bit Binary Up/Down Counter |
|
||
| 54F273/QSA |
|
54F273 - Flip-Flop, D-Type, 8-Bit, Edge-Triggered, With Asynchronous Master Reset - Dual marked (5962-8855001SA) |
|
ASYNCHRONOUS COUNTER UP FUNCTION OF PRESET Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
|
Contextual Info: 54F190, 54F191 Signetics Counters 54F190 Asynchronous Presettable BCD/Decade Up/Down Counter 54F191 Asynchronous Presettable 4-Bit Binary Up/Down Counter Military FAST Products Product Specification FEATURES contains four master/slave flip-flops with internal gating and steering logic to |
OCR Scan |
54F190, 54F191 54F190 54F191 500ns | |
HC32
Abstract: HC40103 M74HC40103 M74HC40103B1R M74HC40103M1R M74HC40103RM13TR M74HC40103TTR
|
Original |
M74HC40103 38MHz M74HC40103 HC40103 HC40103 HC32 M74HC40103B1R M74HC40103M1R M74HC40103RM13TR M74HC40103TTR | |
HC40102
Abstract: HC32 HCF40102 M74HC40102 M74HC40102B1R M74HC40102M1R M74HC40102RM13TR M74HC40102TTR
|
Original |
M74HC40102 38MHz M74HC40102 HCF40102 HC40102 HC32 M74HC40102B1R M74HC40102M1R M74HC40102RM13TR M74HC40102TTR | |
ZD 282
Abstract: TC40102BP
|
OCR Scan |
TC40102BP, TC40103BP TC40102BP TC40103BP TC40103BP, TC40102BP. TC40103BP. TC4071BP ZD 282 | |
74190
Abstract: 74LS191 pins ttl 74190 counter 74190 signetics 74190 74191 state diagram 74ls191 function table
|
OCR Scan |
LS191 74LS191 25MHz 25MHz N74190N, N74191N, N74LS191N N74LS191D 74190 74LS191 pins ttl 74190 counter 74190 signetics 74190 74191 state diagram 74ls191 function table | |
HCF40103BE
Abstract: HCF40103B HCF40103BEY HCF40103BM1 HCF40103M013TR PO13H
|
Original |
HCF40103B 100nA JESD13B HCF40103B HCF40103BE HCF40103BEY HCF40103BM1 HCF40103M013TR PO13H | |
HCF40102B
Abstract: HCF40102BEY HCF40102BM1 HCF40102M013TR PO13H HCF40102BE
|
Original |
HCF40102B 100nA JESD13B HCF40102B HCF40102BEY HCF40102BM1 HCF40102M013TR PO13H HCF40102BE | |
a155dContextual Info: UT54ACS190/UT54ACTS190 Radiation-Hardened Synchronous 4-Bit Up-Down BCD Counters FEATURES PINOUTS • Single down/up count control line • Look-ahead circuitry enhances speed of cascaded counters • Fully synchronous in count modes • Asynchronously presettable with load control |
OCR Scan |
UT54ACS190/UT54ACTS190 16-pin 16-lead UT54ACS UT54ACTS190 a155d | |
hc40103Contextual Info: M74HC40103 8 STAGE PRESETTABLE SYNCHRONOUS DOWN COUNTER • ■ HIGH SPEED : fMAX = 38MHz TYP. at VCC = 6V LOW POWER DISSIPATION: ICC =4µA(MAX.) at TA=25°C HIGH NOISE IMMUNITY: VNIH = V NIL = 28 % VCC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 4mA (MIN) |
Original |
M74HC40103 38MHz M74HC40103 hc40103 | |
IL44
Abstract: ASYNCHRONOUS COUNTER UP FUNCTION OF PRESET 1-BIT D Latch IL44 J FD14E 2 SD 106 AI OL41s 8 shift register by using D flip-flop ID31E OD34E
|
Original |
800-LATTICE OD54E ODT11 ODT11E ODT14 ODT14E ODT21 ODT21E ODT24 ODT24E IL44 ASYNCHRONOUS COUNTER UP FUNCTION OF PRESET 1-BIT D Latch IL44 J FD14E 2 SD 106 AI OL41s 8 shift register by using D flip-flop ID31E OD34E | |
74LS691Contextual Info: TOSHIBA TC74HC691AP/AF Synchronous Presettable 4-Bit Counter with Output Register Multiplexed 3-State Outputs TC74HC691 Binary, Asynchronous clear T heTC 74H C 691A is a high speed CMOS COUNTER/ REGISTER fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent |
OCR Scan |
TC74HC691AP/AF TC74HC691 74LS691 | |
|
Contextual Info: 74ACT11867 SYNCHRONOUS 8-BIT UP/DOWN BINARY COUNTER WITH ASYNCHRONOUS CLEAR S C A S 1 7 8 - D 3 9 9 0 , D E C E M B E R 1991 - R E V IS E D A P R I L 1 9 9 3 Inputs Are TTL-Voltage Compatible Asynchronous Clear Fully Independent Clock Circuit Simplifies Use |
OCR Scan |
74ACT11867 500-mA | |
7483 4-bits parallel adder
Abstract: ttl 74147 ttl 7442 ttl 7483 enc8to3 priority encoder 16 to 4 74148 TTL 74138 TTL 74139 CNT4BUDA ENC10TO4
|
Original |
DEC4T10 DEC4T10N DEC4TO16 ENC10TO4 MUX16TO1 MUX4R21 7483 4-bits parallel adder ttl 74147 ttl 7442 ttl 7483 enc8to3 priority encoder 16 to 4 74148 TTL 74138 TTL 74139 CNT4BUDA ENC10TO4 | |
74HCT193
Abstract: 74HC193 74HC-HCT193 74HC193D 74HC193DB 74HC193N 74HC193PW 74HCT193D 74HCT193DB 74HCT193N
|
Original |
74HC193; 74HCT193 74HC193 74HCT193 HCT193 74HC-HCT193 74HC193D 74HC193DB 74HC193N 74HC193PW 74HCT193D 74HCT193DB 74HCT193N | |
|
|
|||
SN54/74LS669
Abstract: SN54LSXXXJ SN74LS669 SN74LSXXXD SN74LSXXXN 74ls669 74ls* Ripple Carry Binary Counter
|
Original |
SN74LS669 SN54/74LS669 LS669 SN74LS669/D SN54LSXXXJ SN74LS669 SN74LSXXXD SN74LSXXXN 74ls669 74ls* Ripple Carry Binary Counter | |
TC4516BP
Abstract: TC4516BF
|
OCR Scan |
TC4516BP/BF TC4516BP/TC4516BF TC4516BP/BF TC4516BP TC4516BF | |
|
Contextual Info: M m o to r o la Military 100E416 8-Bit Synchronous Binary Up Counter Product Preview MP0 ELECTRICALLY TESTED PER: 100E416 The 100E416 is a high-speed synchronous, presettable, cascadable 8-bit binary counter. Architecture and operation are the same as the 10H416 in the |
OCR Scan |
100E416 100E416 10H416 | |
TC4516BP
Abstract: TC4516
|
OCR Scan |
TC4516BP/BF TC4516BP/TC4516BF TC4516BP/BF TC4516BP TC4516 | |
|
Contextual Info: LMX2306/LMX2316/LMX2326 PLLatinum Low Power Frequency Synthesizer for RF Personal Communications LMX2306 550 MHz LMX2316 1.2 GHz LMX2326 2.8 GHz General Description Features The LMX2306/16/26 are monolithic, integrated frequency synthesizers with prescalers that are designed to be used to |
Original |
LMX2306/LMX2316/LMX2326 LMX2306 LMX2316 LMX2326 LMX2306/16/26 | |
1N3064
Abstract: 1N916 SL74LS161 SL74LS161D SL74LS161N
|
Original |
SL74LS161 1N916 1N3064. 1N3064 SL74LS161 SL74LS161D SL74LS161N | |
S0810
Abstract: 74LS568A
|
OCR Scan |
LS568/ LSS69 74LS568A, 1N916, 1N3064, 500ns 500ns S0810 74LS568A | |
lmx2322
Abstract: DCS-1800 tcxo 13MHz LMX2322S
|
Original |
LMX2322 LMX2322 16pin DCS-1800 tcxo 13MHz LMX2322S | |
circuit diagram of full subtractor circuit
Abstract: 266 XnOR GATE full subtractor circuit using nor gates CBD41 LD74 0-99 counter by using 4 dual jk flip flop xnor ne 5555 timer gray code 2-bit down counter LD78
|
Original |
1-800-LATTICE RF8X16 SPSR8X16 SRR11 SRR14 SRR18 SRR21 SRR24 SRR28 SRR31 circuit diagram of full subtractor circuit 266 XnOR GATE full subtractor circuit using nor gates CBD41 LD74 0-99 counter by using 4 dual jk flip flop xnor ne 5555 timer gray code 2-bit down counter LD78 | |
LM2324Contextual Info: LMX2324 PLLatinum 2.0 GHz Frequency Synthesizer for RF Personal Communications General Description Features The LMX2324 is a high performance frequency synthesizer with integrated 32/33 dual modulus prescaler designed for RF operation up to 2.0 GHz. Using a proprietary digital |
Original |
LMX2324 DCS-1800, 9-Aug-2002] LM2324 | |