PLB DDR2 with PLB Central DMA
Abstract: DDR2 SDRAM ECC and Application Note PLB DDR2 with OPB Central DMA DS472 ML410 XAPP935 plb 405
Contextual Info: Application Note: Embedded Processing R XAPP935 v1.1 June 7, 2007 Abstract Reference System: PLB DDR2 with OPB Central DMA Author: James Lucero This reference system demonstrates the functionality of the Processor Local Bus (PLB) Double Data Rate 2 (DDR2) Synchronous DRAM (SDRAM) memory controller in a PowerPC 405
|
Original
|
xapp935ds472ml410plb ddr2 with plb central dma+3ddr2 sdram ecc and application noteplb ddr2 with opb central dmaplb 405
|
PDF
|