22C23
Abstract: gic 1990 TMS87C257
Contextual Info: TMS87C257 262 144-BIT LATCHED UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY SMLS857 — N O VEM BER 1990 • Organization . . . 32K x 8 • Single 5-V Power Supply • Intergrated Address Latch J Package Top View A S /V p p [ • Max Access/Min Cycle Time (Vcc ± 5%)
|
OCR Scan
|
tms87c257144-bitsmls857tms87c257-150+5tms87c257-1tms87c257-2a0-a1422c23gic 1990
|
PDF
|
TMS87*257
Contextual Info: TMS87C257 262 144-BIT LATCHED UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY SMLS857 — NOVEMBER 1990 Organization . . . 32K x 8 J Package Top View Single 5-V Power Supply A S /V p p [ 1 Intergrated Address Latch Max Access/Mln Cycle Time (Vcc ± 5%) TMS87C257-150 150 ns
|
OCR Scan
|
tms87c257144-bitsmls857tms87c257-150+4tms87c257-1tms87c257-2ao-a14tms87*257
|
PDF
|
C 5121-00
Abstract: s48c tlc 1125 2811DZ D7528 TL500 TL 413 tl501 tlc1125 TLC7533
Contextual Info: SYSTEM/SERVO CIRCUITS SELECTION GUIDE data acquisition and conversion single-slope and dual-slope converters values specified for Ta = 25 C DESCRIPTION RESOLUTION SPEED (ms) 4 1/2 Digits 34 Dual-slope A/D with BCD output Dual-slope analog processors TYPE
|
OCR Scan
|
slyd002tlc7135icl7135tl500+11tl501tl502tl503c 5121-00s48ctlc 11252811dzd7528tl 413tlc1125tlc7533
|
PDF
|
TMS87C257
Abstract: 87C257
Contextual Info: TMS87C257 262 144-BIT LATCHED UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY SM LS 857 — N O V E M B E R 1990 • Organization . . . 32K • Single 5-V Power Supply • Intergrated Address Latch • • • • • x 8 j Package Top View A S /V p p [ 1 A12[ 2
|
OCR Scan
|
tms87c257144-bitsmls857tms87c257-150+4tms87c257-1tms87c257-2a0-a1487c257
|
PDF
|