Demultiplexer Ge
Abstract: SN74LVC139A
Contextual Info: SN74LVC139A DUAL 2-LINE TO 4-LINE DECODER/DEMULTIPLEXER SCAS341G – MARCH 1994 – REVISED OCTOBER 1998 D D D D D D D EPIC Enhanced-Performance Implanted CMOS Submicron Process Inputs Accept Voltages to 5.5 V Typical VOLP (Output Ground Bounce) < 0.8 V at VCC = 3.3 V, TA = 25°C
|
Original
|
sn74lvc139ascas341gmil-std-883demultiplexer ge |
PDF
|
FT 4013 d dual flip flop
Abstract: FT 4013 D flip flop 74HC octal bidirectional latch 74HCT 4013 DATASHEET 4511 pin configuration SN7432 fairchild CMOS TTL Logic Family Specifications 7805 acv Datasheet of decade counter CD 4017 sn74154
Contextual Info: T H E W O R L D L E A D E R I N L O G I C P R O D U C T S Logic Selection Guide February 2000 1999 EEProduct News PRODUCTS OF THE YEAR AWARD New products for prototype design AVC Advanced Very-Low-Voltage CMOS Logic See Section 4 LOGIC OVERVIEW 1 FUNCTIONAL INDEX
|
Original
|
ft 4013 d dual flip flopft 4013 d flip flop74hc octal bidirectional latch74hct 4013 datasheet+64511 pin configurationsn7432 fairchildcmos ttl logic family specifications7805 acvdatasheet of decade counter cd 4017sn74154
|
PDF
|
T flip flop IC
Abstract: pin designation for CD40110B IC 74LS series logic gates 3 input or gate FT 4013 d dual flip flop ic cmos 4011 CD4001* using NAND gates IC CD 4033 pin configuration Quad 2 input nand gate cd 4093 FT 4013 D flip flop 74HCT 4013 DATASHEET
Contextual Info: T H E W O R L D L E A D E R I N L O G I C P R O D U C T S Logic Selection Guide February 2000 1999 EEProduct News PRODUCTS OF THE YEAR AWARD New products for prototype design AVC Advanced Very-Low-Voltage CMOS Logic See Section 4 LOGIC OVERVIEW 1 FUNCTIONAL INDEX
|
Original
|
t flip flop icpin designation for cd40110b ic74ls series logic gates 3 input or gateft 4013 d dual flip flop+6ic cmos 4011cd4001* using nand gatesic cd 4033 pin configurationquad 2 input nand gate cd 4093ft 4013 d flip flop74hct 4013 datasheet
|
PDF
|