PEEL22CV10AZ |
|
Anachip
|
12 inputs 10 I/Os 10 registers 12 configurable macro cells 24/28 pins 5V zero power SPLD |
|
Original |
PDF
|
PEEL22CV10AZ-25 |
|
Integrated Circuit Technology
|
CMOS Programmable Electrically Erasable Logic Device |
|
Original |
PDF
|
PEEL22CV10AZJ-25 |
|
Anachip
|
-0.5 to 7.0 V, speed 25 ns tpd CMOS programmable electrically erasable logic device |
|
Original |
PDF
|
PEEL22CV10AZJ-25 |
|
Integrated Circuit Technology
|
SPLD, PEEL22CV10AZ Family, EECMOS Process, 44 Gates, 12 Macro Cells, 8 Reg., 10 User I/Os, 5V Supply Voltage, 25 Speed Grade, 28-LDCC |
|
Original |
PDF
|
PEEL22CV10AZJ-25 |
|
Integrated Circuit Technology
|
CMOS Programmable Electrically Erasable Logic Device |
|
Original |
PDF
|
PEEL22CV10AZJI-25 |
|
Anachip
|
-0.5 to 7.0 V, speed 25 ns tpd CMOS programmable electrically erasable logic device |
|
Original |
PDF
|
PEEL22CV10AZJI-25 |
|
Integrated Circuit Technology
|
SPLD, PEEL22CV10AZ Family, EECMOS Process, 44 Gates, 12 Macro Cells, 8 Reg., 10 User I/Os, 5V Supply Voltage, 25 Speed Grade, 28-LDCC |
|
Original |
PDF
|
PEEL22CV10AZP-25 |
|
Anachip
|
-0.5 to 7.0 V, speed 25 ns tpd CMOS programmable electrically erasable logic device |
|
Original |
PDF
|
PEEL22CV10AZP-25 |
|
Integrated Circuit Technology
|
CMOS Programmable Electrically Erasable Logic Device |
|
Original |
PDF
|
PEEL22CV10AZP-25 |
|
Integrated Circuit Technology
|
SPLD, PEEL22CV10AZ Family, EECMOS Process, 44 Gates, 12 Macro Cells, 8 Reg., 10 User I/Os, 5V Supply Voltage, 25 Speed Grade, 24-DIP |
|
Original |
PDF
|
PEEL22CV10AZPI-25 |
|
Anachip
|
-0.5 to 7.0 V, speed 25 ns tpd CMOS programmable electrically erasable logic device |
|
Original |
PDF
|
PEEL22CV10AZPI-25 |
|
Integrated Circuit Technology
|
SPLD, PEEL22CV10AZ Family, EECMOS Process, 44 Gates, 12 Macro Cells, 8 Reg., 10 User I/Os, 5V Supply Voltage, 25 Speed Grade, 24-DIP |
|
Original |
PDF
|
PEEL22CV10AZS-25 |
|
Anachip
|
-0.5 to 7.0 V, speed 25 ns tpd CMOS programmable electrically erasable logic device |
|
Original |
PDF
|
PEEL22CV10AZS-25 |
|
Integrated Circuit Technology
|
SPLD, PEEL22CV10AZ Family, EECMOS Process, 44 Gates, 12 Macro Cells, 8 Reg., 10 User I/Os, 5V Supply Voltage, 25 Speed Grade, 24-SOIC |
|
Original |
PDF
|
|
PEEL22CV10AZS-25 |
|
Integrated Circuit Technology
|
CMOS Programmable Electrically Erasable Logic Device |
|
Original |
PDF
|
PEEL22CV10AZSI-25 |
|
Anachip
|
-0.5 to 7.0 V, speed 25 ns tpd CMOS programmable electrically erasable logic device |
|
Original |
PDF
|
PEEL22CV10AZSI-25 |
|
Integrated Circuit Technology
|
SPLD, PEEL22CV10AZ Family, EECMOS Process, 44 Gates, 12 Macro Cells, 8 Reg., 10 User I/Os, 5V Supply Voltage, 25 Speed Grade, 24-SOIC |
|
Original |
PDF
|
PEEL22CV10AZT-25 |
|
Anachip
|
-0.5 to 7.0 V, speed 25 ns tpd CMOS programmable electrically erasable logic device |
|
Original |
PDF
|
PEEL22CV10AZT-25 |
|
Integrated Circuit Technology
|
SPLD, PEEL22CV10AZ Family, EECMOS Process, 44 Gates, 12 Macro Cells, 8 Reg., 10 User I/Os, 5V Supply Voltage, 25 Speed Grade, 24-TSSOP |
|
Original |
PDF
|
PEEL22CV10AZTI-25 |
|
Anachip
|
-0.5 to 7.0 V, speed 25 ns tpd CMOS programmable electrically erasable logic device |
|
Original |
PDF
|