CY7C1333H Search Results
CY7C1333H Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
|
Contextual Info: CY7C1333H PRELIMINARY 2-Mbit 64K x 32 Flow-Through SRAM with NoBL Architecture Features • Low standby power Functional Description[1] • Can support up to 133-MHz bus operations with zero wait states. The CY7C1333H is a 3.3V, 64K x 32 Synchronous Flow-through Burst SRAM designed specifically to support |
Original |
CY7C1333H 133-MHz CY7C1333H | |
Switching regulator, Pin 5, ClockContextual Info: CY7C1333H PRELIMINARY 2-Mbit 64K x 32 Flow-Through SRAM with NoBL Architecture Features • Low standby power Functional Description[1] • Can support up to 133-MHz bus operations with zero wait states. The CY7C1333H is a 3.3V, 64K x 32 Synchronous Flow-through Burst SRAM designed specifically to support |
Original |
CY7C1333H 133-MHz CY7C1333H Switching regulator, Pin 5, Clock |