CY7C1302BV25 Search Results

Contextual Info: yy CY7C1302BV25 Preliminary 9 Mb Burst of 2 Pipelined SRAM with QDR Architecture Features Functional Description • Separate Independent Read and Write Data Ports — Supports concurrent transactions • 167 MHz Clock for High Bandwidth — 2.5 ns Clock-to-Valid access time