CY7C11701KV18 Search Results

CY7C11701KV18 Datasheets (1)

Part	ECAD Model	Manufacturer	Description	Datasheet Type	PDF	PDF Size	Page count
CY7C11701KV18-400BZXC		Cypress Semiconductor	Memory, Integrated Circuits (ICs), IC SRAM 18MBIT 400MHZ 165FBGA	Original	PDF		26

CY7C11701KV18 Price and Stock

Filter by Manufacturer

Select Manufacturer


Infineon Technologies AG CY7C11701KV18-400BZXC IC SRAM 18MBIT PARALLEL 165FBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	CY7C11701KV18-400BZXC	Tray				1 - 10 - 100 - 1000 - 10000 -	Buy Now
Rochester Electronics LLC CY7C11701KV18-400BZXC IC SRAM 18MBIT PARALLEL 165FBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	CY7C11701KV18-400BZXC	Tray			9	1 - 10 $37.17 100 $37.17 1000 $37.17 10000 $37.17	Buy Now
Rochester Electronics LLC CY7C11701KV18-450BZXC DDR SRAM, 512KX36, 0.45NS, CMOS,
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	CY7C11701KV18-450BZXC	Bulk			9	1 - 10 $37.17 100 $37.17 1000 $37.17 10000 $37.17	Buy Now
Cypress Semiconductor CY7C11701KV18-400BZXC CY7C11701KV18-400BZXC
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Verical	CY7C11701KV18-400BZXC		541		25	1 - 10 - 100 $42.44 1000 $37.98 10000 $35.74	Buy Now
Rochester Electronics	CY7C11701KV18-400BZXC		541		1	1 - 10 - 100 $33.95 1000 $30.38 10000 $28.59	Buy Now
Cypress Semiconductor CY7C11701KV18-450BZXC CY7C11701KV18-450BZXC
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Verical ()	CY7C11701KV18-450BZXC		214		25	1 - 10 - 100 $42.44 1000 $37.98 10000 $35.74	Buy Now
	CY7C11701KV18-450BZXC		51		25	1 - 10 - 100 $42.44 1000 $37.98 10000 $35.74	Buy Now
Rochester Electronics	CY7C11701KV18-450BZXC		265		1	1 - 10 - 100 $33.95 1000 $30.38 10000 $28.59	Buy Now

CY7C11701KV18 Datasheets Context Search

Catalog Datasheet	Type	Document Tags	PDF
3M Touch Systems Contextual Info: CY7C11661KV18, CY7C11771KV18 CY7C11681KV18, CY7C11701KV18 18-Mbit DDR II+ SRAM Two-Word Burst Architecture 2.5 Cycle Read Latency 18-Mbit DDR II+ SRAM Two-Burst Architecture (2.5 Cycle Read Latency) Features Functional Description • 18-Mbit density (2 M x 8, 2 M × 9, 1 M × 18, 512 K × 36)	Original	CY7C11661KV18, CY7C11771KV18 CY7C11681KV18, CY7C11701KV18 18-Mbit CY7C11771KV18, CY7C11701KV18 3M Touch Systems	PDF
Contextual Info: CY7C11661KV18, CY7C11771KV18 CY7C11681KV18, CY7C11701KV18 18-Mbit DDR II+ SRAM 2-Word Burst Architecture 2.5 Cycle Read Latency Features Functional Description • 18-Mbit Density (2M x 8, 2M x 9, 1M x 18, 512K x 36) ■ 550 MHz Clock for High Bandwidth	Original	CY7C11661KV18, CY7C11771KV18 CY7C11681KV18, CY7C11701KV18 18-Mbit CY7C11771KV18, CY7C11701KV18 CY7C11661KV18)	PDF
3M Touch Systems Contextual Info: CY7C11661KV18, CY7C11771KV18 CY7C11681KV18, CY7C11701KV18 18-Mbit DDR II+ SRAM Two-Word Burst Architecture 2.5 Cycle Read Latency 18-Mbit DDR II+ SRAM Two-Burst Architecture (2.5 Cycle Read Latency) Features Functional Description • 18-Mbit density (2 M x 8, 2 M × 9, 1 M × 18, 512 K × 36)	Original	CY7C11661KV18, CY7C11771KV18 CY7C11681KV18, CY7C11701KV18 18-Mbit CY7C11771KV18, CY7C11701KV18 3M Touch Systems	PDF
Contextual Info: CY7C11661KV18, CY7C11771KV18 CY7C11681KV18, CY7C11701KV18 18-Mbit DDR II+ SRAM 2-Word Burst Architecture 2.5 Cycle Read Latency Features Functional Description • 18-Mbit Density (2M x 8, 2M x 9, 1M x 18, 512K x 36) ■ 550 MHz Clock for High Bandwidth	Original	CY7C11661KV18, CY7C11771KV18 CY7C11681KV18, CY7C11701KV18 18-Mbit CY7C11771KV18, CY7C11701KV18 CY7C11661KV18)	PDF
CY7C11681KV18 Abstract: 3M Touch Systems Contextual Info: CY7C11661KV18, CY7C11771KV18 CY7C11681KV18, CY7C11701KV18 18-Mbit DDR II+ SRAM 2-Word Burst Architecture 2.5 Cycle Read Latency Features Functional Description • 18-Mbit Density (2M x 8, 2M x 9, 1M x 18, 512K x 36) ■ 550 MHz Clock for High Bandwidth	Original	CY7C11661KV18, CY7C11771KV18 CY7C11681KV18, CY7C11701KV18 18-Mbit CY7C11681KV18 3M Touch Systems	PDF
3M Touch Systems Contextual Info: CY7C11661KV18, CY7C11771KV18 CY7C11681KV18, CY7C11701KV18 18-Mbit DDR II+ SRAM 2-Word Burst Architecture 2.5 Cycle Read Latency Features Functional Description • 18-Mbit Density (2M x 8, 2M x 9, 1M x 18, 512K x 36) ■ 550 MHz Clock for High Bandwidth	Original	CY7C11661KV18, CY7C11771KV18 CY7C11681KV18, CY7C11701KV18 18-Mbit CY7C11771KV18, CY7C11701KV18 CY7C11661KV18) 3M Touch Systems	PDF
Contextual Info: CY7C11661KV18, CY7C11771KV18 CY7C11681KV18, CY7C11701KV18 18-Mbit DDR II+ SRAM 2-Word Burst Architecture 2.5 Cycle Read Latency Features Functional Description • 18-Mbit Density (2M x 8, 2M x 9, 1M x 18, 512K x 36) ■ 550 MHz Clock for High Bandwidth	Original	CY7C11661KV18, CY7C11771KV18 CY7C11681KV18, CY7C11701KV18 18-Mbit CY7C11771KV18, CY7C11701KV18 CY7C11661KV18)	PDF
3M Touch Systems Contextual Info: CY7C11661KV18, CY7C11771KV18 CY7C11681KV18, CY7C11701KV18 18-Mbit DDR II+ SRAM Two-Word Burst Architecture 2.5 Cycle Read Latency 18-Mbit DDR II+ SRAM Two-Burst Architecture (2.5 Cycle Read Latency) Features Functional Description • 18-Mbit density (2 M x 8, 2 M × 9, 1 M × 18, 512 K × 36)	Original	CY7C11661KV18, CY7C11771KV18 CY7C11681KV18, CY7C11701KV18 18-Mbit CY7C11771KV18, CY7C11701KV18 3M Touch Systems	PDF