8BIT SYNCHRONOUS COUNTER Search Results
8BIT SYNCHRONOUS COUNTER Result Highlights (5)
Part | ECAD Model | Manufacturer | Description | Download | Buy |
---|---|---|---|---|---|
54S163J/B |
![]() |
54S163 - Synchronous 4-Bit Counters |
![]() |
||
CS-USB2AMBMMC-001 |
![]() |
Amphenol CS-USB2AMBMMC-001 Amphenol USB 2.0 High Speed Certified [480 Mbps] USB Type A to Micro B Cable - USB 2.0 Type A Male to Micro B Male [Android Sync + 28 AWG Fast Charge Ready] 1m (3.3') | |||
CS-USB2AMBMMC-002 |
![]() |
Amphenol CS-USB2AMBMMC-002 Amphenol USB 2.0 High Speed Certified [480 Mbps] USB Type A to Micro B Cable - USB 2.0 Type A Male to Micro B Male [Android Sync + 28 AWG Fast Charge Ready] 2m (6.6') | |||
CS-USB3IN1WHT-000 |
![]() |
Amphenol CS-USB3IN1WHT-000 3-in-1 USB 2.0 Universal Apple/Android Charge & Sync Cable Adapter - USB Type A Male In - Apple Lightning (8-Pin) / Apple 30-Pin / USB Micro-B (Android) Male Out - White | |||
54F161/B2A |
![]() |
54F161 - Binary Counter, 4-Bit Synchronous - Dual marked (M38510/34301B2A) |
![]() |
8BIT SYNCHRONOUS COUNTER Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
K4S640832DContextual Info: K4S640832D CMOS SDRAM 64Mbit SDRAM 2M x 8Bit x 4 Banks Synchronous DRAM LVTTL Revision 0.0 June 1999 * Samsung Electronics reserves the right to change products or specification without notice. Rev. 0.0 May 1999 K4S640832D CMOS SDRAM 2M x 8Bit x 4 Banks Synchronous DRAM |
Original |
K4S640832D 64Mbit K4S640832D A10/AP | |
Contextual Info: K4S640832E CMOS SDRAM 64Mbit SDRAM 2M x 8Bit x 4 Banks Synchronous DRAM LVTTL Revision 0.1 Sept. 2001 * Samsung Electronics reserves the right to change products or specification without notice. Rev.0.1 Sept. 2001 K4S640832E CMOS SDRAM 2M x 8Bit x 4 Banks Synchronous DRAM |
Original |
K4S640832E 64Mbit K4S640832E A10/AP | |
Contextual Info: K4S640832E CMOS SDRAM 64Mbit SDRAM 2M x 8Bit x 4 Banks Synchronous DRAM LVTTL Revision 0.0 Oct. 2000 * Samsung Electronics reserves the right to change products or specification without notice. Rev.0.0 Oct. 2000 K4S640832E CMOS SDRAM 2M x 8Bit x 4 Banks Synchronous DRAM |
Original |
K4S640832E 64Mbit K4S640832E A10/AP | |
K4S280832DContextual Info: K4S280832D CMOS SDRAM 128Mbit SDRAM 4M x 8Bit x 4 Banks Synchronous DRAM LVTTL Rev. 0.0 Mar. 2001 * Samsung Electronics reserves the right to change products or specification without notice. Rev. 0.0 Mar. 2001 K4S280832D CMOS SDRAM 4M x 8Bit x 4 Banks Synchronous DRAM |
Original |
K4S280832D 128Mbit K4S280832D A10/AP | |
K4S280832MContextual Info: K4S280832M CMOS SDRAM 128Mbit SDRAM 4M x 8Bit x 4 Banks Synchronous DRAM LVTTL Revision 0.0 Aug. 1999 Samsung Electronics reserves the right to change products or specification without notice. Rev. 0.0 Aug. 1999 K4S280832M CMOS SDRAM 4M x 8Bit x 4 Banks Synchronous DRAM |
Original |
K4S280832M 128Mbit K4S280832M A10/AP | |
K4S280832BContextual Info: K4S280832B CMOS SDRAM 128Mbit SDRAM 4M x 8Bit x 4 Banks Synchronous DRAM LVTTL Revision 0.0 Aug. 1999 * Samsung Electronics reserves the right to change products or specification without notice. Rev. 0.0 Aug. 1999 K4S280832B CMOS SDRAM 4M x 8Bit x 4 Banks Synchronous DRAM |
Original |
K4S280832B 128Mbit K4S280832B A10/AP | |
K4S640832CContextual Info: K4S640832C CMOS SDRAM 64Mbit SDRAM 2M x 8Bit x 4 Banks Synchronous DRAM LVTTL Revision 0.0 June 1999 * Samsung Electronics reserves the right to change products or specification without notice. Rev.0.0 Jun. 1999 K4S640832C CMOS SDRAM 2M x 8Bit x 4 Banks Synchronous DRAM |
Original |
K4S640832C 64Mbit K4S640832C A10/AP | |
K4S560832A
Abstract: RA12
|
Original |
K4S560832A 256Mbit K4S560832A A10/AP RA12 | |
K4S280832AContextual Info: K4S280832A CMOS SDRAM 128Mbit SDRAM 4M x 8Bit x 4 Banks Synchronous DRAM LVTTL Revision 0.0 Aug. 1999 * Samsung Electronics reserves the right to change products or specification without notice. Rev. 0.0 Aug. 1999 K4S280832A CMOS SDRAM 4M x 8Bit x 4 Banks Synchronous DRAM |
Original |
K4S280832A 128Mbit K4S280832A A10/AP | |
GM72V28Contextual Info: GM72V28841AT/ALT 4Banks x 4M x 8Bit Synchronous DRAM Description Pin Configuration The GM72V28841AT/ALT is a synchronous dynamic random access memory comprised of 134,217,728 memory cells and logic including input and output circuits operating synchronously |
Original |
GM72V28841AT/ALT GM72V28841AT/ALT BA0/A13 BA1/A12 PC133/PC100/PC66 133MHz 125MHz) PC100 GM72V28 | |
Contextual Info: HY57V28820HC 4Banks x 4M x 8Bit Synchronous DRAM DESCRIPTION The Hyundai HY57V28820HC is a 134,217,728bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require large memory density and high bandwidth. HY57V28820HC is organized as 4banks of |
Original |
HY57V28820HC HY57V28820HC 728bit 304x8. 400mil 54pin | |
Contextual Info: HY57V1298020 4Banks x 4M x 8Bit Synchronous DRAM DESCRIPTION The Hyundai HY57V1298020 is a 134,217,728bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require large memory density and high bandwidth. HY57V1298020 is organized as 4banks of |
Original |
HY57V1298020 HY57V1298020 728bit 304x8. 400mil 54pin | |
hy57v1298020Contextual Info: HY57V1298020 4Banks x 4M x 8Bit Synchronous DRAM DESCRIPTION The Hyundai HY57V1298020 is a 134,217,728bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require large memory density and high bandwidth. HY57V1298020 is organized as 4banks of |
Original |
HY57V1298020 HY57V1298020 728bit 304x8. 400mil 54pin | |
Contextual Info: HY57V56820T 4Banks x 8M x 8Bit Synchronous DRAM DESCRIPTION The Hyundai HY57V56820 is a 268,435,456bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require large memory density and high bandwidth. HY57V56820 is organized as 4 banks of |
Original |
HY57V56820T HY57V56820 456bit 608x8. 400mil 54pin | |
|
|||
Contextual Info: HY57V56820AT 4 Banks x 8M x 8Bit Synchronous DRAM DESCRIPTION The Hyundai HY57V56820A is a 268,435,456bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require large memory density and high bandwidth. HY57V56820A is organized as 4banks of 8,388,608x8. |
Original |
HY57V56820AT HY57V56820A 456bit 608x8. 400mil 54pin | |
hy57v56820t-hContextual Info: HY57V56820 4Banks x 8M x 8Bit Synchronous DRAM DESCRIPTION The Hyundai HY57V56820 is a 268,435,456bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require large memory density and high bandwidth. HY57V56820 is organized as 4 banks of |
Original |
HY57V56820 HY57V56820 456bit 608x8. 400mil 54pin hy57v56820t-h | |
Contextual Info: HY57V56820A 4 Banks x 8M x 8Bit Synchronous DRAM DESCRIPTION The Hyundai HY57V56820A is a 268,435,456bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require large memory density and high bandwidth. HY57V56820A is organized as 4banks of 8,388,608x8. |
Original |
HY57V56820A HY57V56820A 456bit 608x8. 400mil 54pin | |
HY57V2578020
Abstract: 8mx8
|
Original |
HY57V2578020 HY57V2578020 456bit 608x8. 400mil 54pin 8mx8 | |
Contextual Info: HY57V56820 4Banks x 8M x 8Bit Synchronous DRAM DESCRIPTION The Hyundai HY57V56820 is a 268,435,456bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require large memory density and high bandwidth. HY57V56820 is organized as 4 banks of |
Original |
HY57V56820 HY57V56820 456bit 608x8. 400mil 54pin | |
HY57V658020A
Abstract: HY57V658020A-TC-10S hy57v658020atc-10s HY57V658020ATC-10
|
Original |
HY57V658020A HY57V658020A 864-bit 152x8. 400mil 54pin HY57V658020A-TC-10S hy57v658020atc-10s HY57V658020ATC-10 | |
Contextual Info: HY57V56820 4Banks x 8M x 8Bit Synchronous DRAM DESCRIPTION The Hyundai HY57V56820 is a 268,435,456bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require large memory density and high bandwidth. HY57V56820 is organized as 4 banks of |
Original |
HY57V56820 HY57V56820 456bit 608x8. 400mil 54pin | |
RA12Contextual Info: Preliminary CMOS SDRAM KM48S32230A 8M x 8Bit x 4 Banks Synchronous DRAM FEATURES GENERAL DESCRIPTION • JEDEC standard 3.3V power supply The KM48S32230A is 268,435,456 bits synchronous high data rate Dynamic RAM organized as 8 x 8,392,608 words by 8 bits, |
Original |
KM48S32230A KM48S32230A A10/AP RA12 | |
HY57v658020A
Abstract: HY57V658020A-TC-10S hy57v658020atc-10s HY57V658020ATC-10
|
Original |
HY57V658020A HY57V658020A 864-bit 152x8. 1SE32-11-MAR98. 400mil 54pin HY57V658020A-TC-10S hy57v658020atc-10s HY57V658020ATC-10 | |
HY57V658020BTC-10S
Abstract: HY57V658020BTC10P HY57V658020B HY57V658020BLTC-10P HY57V658020BLTC-10S HY57V658020BLTC-75 HY57V658020BLTC-8 HY57V658020BTC-10 HY57V658020BTC-10P HY57V658020BTC-75
|
Original |
HY57V658020B HY57V658020B 864-bit 152x8. 400mil 54pin HY57V658020BTC-10S HY57V658020BTC10P HY57V658020BLTC-10P HY57V658020BLTC-10S HY57V658020BLTC-75 HY57V658020BLTC-8 HY57V658020BTC-10 HY57V658020BTC-10P HY57V658020BTC-75 |