8B10B ansi encoder
Abstract: encoder verilog coding verilog hdl code for encoder Altera 8b10b EP1S25F780C5 8B10B EP1C20F400C6 keyboard encoder sun 5 to 32 decoder using 3 to 8 decoder vhdl code EP20K
Contextual Info: 8B10B Encoder/Decoder MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 408 544-7000 www.altera.com Core Version: Document Version: Document Date: 1.3.2 1.3.2 rev1 December 2002 Copyright 8B10B Encoder/Decoder MegaCore Function User Guide
|
Original
|
8b10b10-bit8b10b ansi encoderencoder verilog coding+7verilog hdl code for encoderaltera 8b10bep1s25f780c5ep1c20f400c6keyboard encoder sun5 to 32 decoder using 3 to 8 decoder vhdl codeep20k
|
PDF
|
PM7354
Abstract: DSLAM config ip pm8374a PM8374
Contextual Info: PM7354 S/UNI Duplex GE Preview Monolithic IC for ATM to Ethernet Interworking at GE Wire Speed FEATURES INTERFACES • Dual fully integrated, 1.25Gbit/s, 8B10B encoded 4-wire LVDS SERDES interface for connecting the internal GE MACs directly to a high-speed,
|
Original
|
pm7354create26pm7325pmc-2040392+3dslam config ippm8374apm8374
|
PDF
|
AVAGO phy
Contextual Info: SPFEIM100_G Fiber Optic Transceiver For Fast Ethernet Data Sheet Description Features The 8-pin Optical Transceiver is a highly integrated CMOS IC combined with a high speed photodiode and LED designed to receive and transmit up to 125Mbit/s optical data which can be 4b5b or 8b10b coded up to 125Mbit/
|
Original
|
spfeim100125mbit/s8b10b125mbit/+4100mbit/s125mbaudav01-0741enavago phy
|
PDF
|
64B66B
Abstract: Signal Path designer
Contextual Info: 19-2713; Rev 1; 11/03 KIT ATION EVALU E L B AVAILA 12.5Gbps Settable Receive Equalizer Features ♦ Compensates Up to 30in 0.75m of 6-mil FR-4 Transmission Line Loss ♦ 115mW Operating Power ♦ Up to 12.5Gbps Data Rate ♦ Compatible with 8B10B, 64B66B, and PRBS Data
|
Original
|
115mw8b10b64b66b30psp-p+5max380421-0136it1633fh-3t1633f-3signal path designer
|
PDF
|
5GHz operational amplifier
Abstract: 10gbps serdes 8B10B MAX3804 MAX3804ETE MO220 Signal Path designer
Contextual Info: 19-2713; Rev 1; 11/03 KIT ATION EVALU E L B AVAILA 12.5Gbps Settable Receive Equalizer Features ♦ Compensates Up to 30in 0.75m of 6-mil FR-4 Transmission Line Loss ♦ 115mW Operating Power ♦ Up to 12.5Gbps Data Rate ♦ Compatible with 8B10B, 64B66B, and PRBS Data
|
Original
|
115mw8b10b64b66b30psp-p+8oc-192max3804etet1633f-3max38045ghz operational amplifier10gbps serdesmo220signal path designer
|
PDF
|
permittivity FR 4
Abstract: permittivity FR 4 PCB loss tangent of FR4 T1644-3 MAX3784 MAX3784A MAX3784AUGE MAX3784UGE MAX3784UTE 3EB05
Contextual Info: 19-2565; Rev 4; 10/07 5Gbps PCB Equalizer Features The MAX3784/MAX3784A 5Gbps equalizers provide compensation for transmission-medium losses in up to 40in of FR-4. They are optimized for short-run length and balanced codes such as 8b10b, as found in multiplexed 1.25Gbps Ethernet systems and 4.25Gbps
|
Original
|
max3784/max3784a8b10b25gbpsmax3784/+12max3784a16-pin185mwmax3784permittivity fr 4permittivity fr 4 pcbloss tangent of fr4t1644-3max3784augemax3784ugemax3784ute3eb05
|
PDF
|
loss tangent of FR4
Abstract: MAX3784 MAX3784A MAX3784UTE
Contextual Info: 19-2565; Rev 3; 6/05 5Gbps PC Board Equalizer Features The MAX3784/MAX3784A 5Gbps equalizers provide compensation for transmission-medium losses in up to 40in of FR4. They are optimized for short-run length and balanced codes such as 8b10b, as found in multiplexed 1.25Gbps Ethernet systems and 4.25Gbps
|
Original
|
max3784/max3784a8b10b25gbpsmax3784/+6max3784a16-pin185mwmax3784loss tangent of fr4max3784ute
|
PDF
|
CML11
Abstract: MAX3804 MAX3804ETE 8B10B 5Ghz 8B10B ic 10gbps serdes
Contextual Info: 19-2713; Rev 0; 12/02 12.5Gbps Settable Receive Equalizer Features ♦ Compensates Up to 30in 0.75m of 6-mil FR-4 Transmission Line Loss ♦ 115mW Operating Power ♦ Up to 12.5Gbps Data Rate ♦ Compatible with 8B10B, 64B66B, and PRBS Data ♦ Less than 30psP-P Residual Jitter After
|
Original
|
115mw8b10b64b66b30psp-p+9oc-192max3804etet1633f-310cumentmax3804cml115ghz8b10b ic10gbps serdes
|
PDF
|
8b/10b scrambler
Abstract: PM5397 gigabit ethernet over sdh 896-pin 8B10B PM5315 PM5372 896-pin pmc aly 3c
Contextual Info: PM5397 ARROW-2xGE Advance de Flow ctrl Auto-neg. me tw 05 :56 :43 20 02 8B/10B Decoder 4 Rx Working 2.488 Mbps or 4 x 622 Mbps SONET Scrambled or 4 x 622 Mbps / 8B10B Encoded PRBS Generator and Monitor (4) Alarm Error Report Controller RX Ethernet Frame Buffer
|
Original
|
pm53978b/10b8b10bpmc-2000861+9pm5374tse-1608b/10b scramblergigabit ethernet over sdh896-pinpm5315pm5372896-pin pmcaly 3c
|
PDF
|
8B10B ic
Abstract: 10B8B 8B10B asic 8B10B in serial communication Velio Velio Communications VC1003 8B10B
Contextual Info: Preliminary Product Summary 2.5 — 3.125 Gbps Eight-Lane CMOS SerDes Serializer / Deserializer GENERAL DESCRIPTION The Velio VC1003 is an 8-lane Serializer / Deserializer IC, which operates from 2.5 − 3.125 Gbps, (and half these rates). The device is designed for flexibility; it has
|
Original
|
vc10038b10b ic10b8b8b10b asic+48b10b in serial communicationveliovelio communications8b10b
|
PDF
|
8B10B ansi encoder
Abstract: TC260 TOSHIBA standard cell library
Contextual Info: TC260 SD10 1.6/3.2Gb/s Dual Mode SerDes Macros The TC260 SD10 macros enable building high speed interfaces — while consuming a limited number of pins — between integrated circuits ICs implemented in standard cell or as embedded array in Toshiba’s TC260
|
Original
|
tc26010gigaethernet8b10b ansi encodertc260 toshiba standard cell library |
PDF
|
Velio
Abstract: 8B10B asic 8B10B in serial communication VC1013
Contextual Info: Preliminary Product Summary 2.5 — 3.125 Gbps Four-Lane CMOS SerDes Serializer / Deserializer GENERAL DESCRIPTION The Velio VC1013 is a 4-lane Serializer / Deserializer IC, which operates from 2.5 − 3.125 Gbps, (and half these rates). The device is designed for flexibility; it has
|
Original
|
vc1013velio8b10b asic8b10b in serial communication |
PDF
|
MF Electronics crystal oscillator m1200
Abstract: Photo sensitive diode Siemens diode Ssi K28 0/Siemens diode Ssi K28 d313 TRANSISTOR equivalent 74LS00 ir led PHOTODIODE transistor d313 pinout Analog Applications Journal 10B12B
Contextual Info: a Am79168/Am79169 TAXI -275 T echnical M anual Advanced Micro Devices Am79168/Am79169-275 TAXI-275 Integrated Circuits T e c h n ic a l M a n u a l Rev. 1.0, 1993 A D V A N C E D M I C R O D E V I C E S El 1993 Advanced Micro Devices, Inc. Advanced Micro Devices reserves the right to make changes in its products
|
OCR Scan
|
am79168/am79169taxitm-275am79168/am79169-275taxi-275+10mf electronics crystal oscillator m1200photo sensitive diodesiemens diode ssi k280/siemens diode ssi k28d313 transistor equivalent74ls00ir led photodiodetransistor d313 pinoutanalog applications journal10b12b
|
PDF
|
D3318
Contextual Info: 8101/8104 Gigabit Ethernet Controller Technical Manual November 2000 Order Number R14017.A This document contains proprietary information of LSI Logic Corporation. The information contained herein is not to be used by or disclosed to third parties without the express written permission of an officer of LSI Logic Corporation.
|
Original
|
r14017db14-000123-01d-33181d3318 |
PDF
|
|
|
clause 22 phy registers
Contextual Info: LatticeSC Family flexiPCS Data Sheet Version 01.0, February 2006 LatticeSC flexiPCS Data Sheet Table of Contents February 2006 Introduction to flexiPCS .1-1
|
Original
|
clause 22 phy registers |
PDF
|
sony R04
Abstract: 100BASE-FX 8B10B DA16 TX2 -RX2
Contextual Info: TECHNICAL MANUAL 8101/8104 Gigabit Ethernet Controller November 2001 This document contains proprietary information of LSI Logic Corporation. The information contained herein is not to be used by or disclosed to third parties without the express written permission of an officer of LSI Logic Corporation.
|
Original
|
db14-000123-04sony r04100base-fx8b10b+2da16tx2 -rx2
|
PDF
|
clause 22 phy registers
Abstract: DS1005 STS-48 1000BASE-X
Contextual Info: LatticeSC/M Family flexiPCS Data Sheet DS1005 Version 02.0, June 2011 Table of Contents LatticeSC/M Family flexiPCS Data Sheet June 2011 Introduction to flexiPCS . 1-1
|
Original
|
ds1005clause 22 phy registerssts-481000base-x |
PDF
|
clause 22 phy registers
Contextual Info: LatticeSC Family flexiPCS Data Sheet DS1005 Version 01.5, March 2007 LatticeSC flexiPCS Data Sheet Table of Contents March 2007 Introduction to flexiPCS .1-1
|
Original
|
ds100510-bit8b10bclause 22 phy registers |
PDF
|
ECP3-17
Abstract: CTC 880 HD-SDI deserializer 16 bit parallel HD-SDI over sdh ECP3-35 SMPTE259M 424M TN1176 QD00 verilog code for decimation filter
Contextual Info: LatticeECP3 SERDES/PCS Usage Guide February 2010 Technical Note TN1176 Introduction The LatticeECP3 FPGA family combines a high-performance FPGA fabric, high-performance I/Os and up to 16 channels of embedded SERDES with associated Physical Coding Sublayer PCS logic. The PCS logic can be
|
Original
|
tn117610-bitecp3-17ctc 880+7hd-sdi deserializer 16 bit parallelhd-sdi over sdhecp3-35smpte259m424mqd00verilog code for decimation filter
|
PDF
|
clause 22 phy registers
Abstract: 13007 h3 ali 3602 detail of D 13007 K mca exam date sheet 1000BASE-X DS1005 STS-48
Contextual Info: LatticeSC/M Family flexiPCS Data Sheet DS1005 Version 01.9, December 2008 LatticeSC/M Family flexiPCS Data Sheet Table of Contents December 2008 Introduction to flexiPCS .1-1
|
Original
|
ds1005clause 22 phy registers13007 h3ali 3602+4detail of d 13007 kmca exam date sheet1000base-xsts-48
|
PDF
|
sony rxd7
Abstract: w1p13 XMT 2315 8B10B RXD14 3156 00010001
Contextual Info: 8101 8101 Gigabit Ethernet Controller 99110 This document is an LSI Logic document. Any reference to SEEQ Technology should be considered LSI Logic. Note: Check for latest Data Sheet revision before starting any designs. SEEQ Data Sheets are now on the Web, access
|
Original
|
8b10b64-bit300mamd400176/b+5sony rxd7w1p13xmt 2315rxd143156 00010001
|
PDF
|
clause 22 phy registers
Contextual Info: LatticeSC/M Family flexiPCS Data Sheet DS1005 Version 01.6, August 2007 LatticeSC/M flexiPCS Data Sheet Table of Contents August 2007 Introduction to flexiPCS .1-1
|
Original
|
ds1005clause 22 phy registers |
PDF
|
vhdl code for stm-1 sequence
Abstract: TN1176 CDRPLL HB100 hd-SDI driver 424M encoder 74175 HD-SDI deserializer 16 bit parallel serdes Buffer QD004
Contextual Info: LatticeECP3 SERDES/PCS Usage Guide June 2010 Technical Note TN1176 Introduction The LatticeECP3 FPGA family combines a high-performance FPGA fabric, high-performance I/Os and up to 16 channels of embedded SERDES with associated Physical Coding Sublayer PCS logic. The PCS logic can be
|
Original
|
tn1176vhdl code for stm-1 sequencecdrpllhb100+6hd-sdi driver424mencoder 74175hd-sdi deserializer 16 bit parallelserdes bufferqd004
|
PDF
|
RXD28
Contextual Info: TECHNICAL MANUAL 8101/8104 Gigabit Ethernet Controller August 2001 This document contains proprietary information of LSI Logic Corporation. The information contained herein is not to be used by or disclosed to third parties without the express written permission of an officer of LSI Logic Corporation.
|
Original
|
db14-000123-03rxd28 |
PDF
|
