DTN20
Abstract: LFSR 8 bit LFSR for test pattern generation
Contextual Info: What’s an LFSR? SCTA036A December 1996 1 IMPORTANT NOTICE Texas Instruments TI reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied
|
Original
|
scta036adtn20lfsr8 bit lfsr for test pattern generation |
PDF
|
CYP15G0402DXB
Abstract: CYV15G0402DXB
Contextual Info: CYP15G0402DXB CYV15G0402DXB Quad HOTLink II SERDES Features • • • • • • • • • Second-generation HOTLink technology Fibre Channel- and Gigabit Ethernet-compliant ESCON®, DVB-ASI-compliant SMPTE-292M-, SMPTE-259M-compliant 10-bit unencoded data transport
|
Original
|
cyp15g0402dxbcyv15g0402dxbsmpte-292m-smpte-259m-compliant+310-bit195-to-150015g0402dxb
|
PDF
|
BG256
Abstract: CY7B933 CYP15G0402DX CY7C924
Contextual Info: PRELIMINARY CYP15G0402DX Quad HOTLinkII PHY Features • 2nd generation HOTLink technology • Fibre Channel and Gigabit Ethernet compliant • 10-bit unencoded data transport — Unencoded aggregate throughput of 12 GB/s • Selectable parity check/generate
|
Original
|
cyp15g0402dx10-bitbg256cy7b933+1cy7c924
|
PDF
|
|
Contextual Info: CYP15G0402DXB PRELIMINARY Quad HOTLink II SERDES Features • • • • • • • • • Second generation HOTLink technology Fibre Channel- and Gigabit Ethernet-compliant ESCON®, DVB-ASI-compliant SMPTE-292M-, SMPTE-259M-compliant 10-bit unencoded data transport
|
Original
|
cyp15g0402dxbsmpte-292m-smpte-259m-compliant10-bit+3200-to-15000c8010691c801069
|
PDF
|
CYP15G0402DXB
Abstract: SMPTE-259M-C
Contextual Info: CYP15G0402DXB PRELIMINARY Quad HOTLink II SERDES Features • • • • • • • • • Second-generation HOTLink technology Fibre Channel- and Gigabit Ethernet-compliant ESCON®, DVB-ASI-compliant SMPTE-292M-, SMPTE-259M-compliant 10-bit unencoded data transport
|
Original
|
cyp15g0402dxbsmpte-292m-smpte-259m-compliant10-bit+4200-to-15000c8010691c801069smpte-259m-c
|
PDF
|
CYP15G0402DXB
Abstract: CYV15G0402DXB eg34
Contextual Info: CYP15G0402DXB CYV15G0402DXB Quad HOTLink II SERDES Features • • • • • • • • • Second-generation HOTLink technology Fibre Channel- and Gigabit Ethernet-compliant ESCON®, DVB-ASI-compliant SMPTE-292M-, SMPTE-259M-compliant 10-bit unencoded data transport
|
Original
|
cyp15g0402dxbcyv15g0402dxbsmpte-292m-smpte-259m-compliant+410-bit195-to-150015g0402dxbeg34
|
PDF
|
|
Contextual Info: PRELIMINARY CYP15G0402DX Quad HOTLinkII SERDES Features • Second generation HOTLink technology • Fibre Channel and Gigabit Ethernet compliant • 10-bit unencoded data transport — Unencoded aggregate throughput of 12 GB/s • Selectable parity check/generate
|
Original
|
cyp15g0402dx10-bit200-to-150s |
PDF
|
|
Contextual Info: CYP15G0402DXB PRELIMINARY Quad HOTLink II SERDES Features • • • • • • • • • Second generation HOTLink technology Fibre Channel- and Gigabit Ethernet-compliant ESCON®, DVB-ASI-compliant SMPTE-292M-, SMPTE-259M-compliant 10-bit unencoded data transport
|
Original
|
cyp15g0402dxbsmpte-292m-smpte-259m-compliant10-bit+3200-to-15000c8010691c801069
|
PDF
|
CY7B933
Abstract: CY7C924DX CYP15G0402DXB TTL to LVTTL level shifter
Contextual Info: PRELIMINARY CYP15G0402DXB Quad HOTLink II SERDES Features • • • • • • • • • — Digital signal detect Second generation HOTLink technology Fibre Channel and Gigabit Ethernet compliant ESCON®, DVB-ASI Compliant SMPTE-292M, SMPTE-259M Compliant
|
Original
|
cyp15g0402dxbsmpte-292msmpte-259m10-bit+4200-to-1500cy7b933cy7c924dxttl to lvttl level shifter
|
PDF
|
CY7B933
Abstract: CYP15G0402DXA CYP15G0402DXB
Contextual Info: PRELIMINARY CYP15G0402DXA Quad HOTLink II SERDES Features • • • • • • • • • — Digital signal detect Second generation HOTLink technology Fibre Channel and Gigabit Ethernet compliant ESCON, DVB-ASI Compliant SMPTE-292M, SMPTE-259M Compliant
|
Original
|
cyp15g0402dxasmpte-292msmpte-259m10-bit+3200-to-1500cy7b933cyp15g0402dxb
|
PDF
|
CYP15G0402DXB
Abstract: CYV15G0402DXB
Contextual Info: CYP15G0402DXB CYV15G0402DXB Quad HOTLink II SERDES Features • Second-generation HOTLink technology • Compliant to multiple standards — Fibre Channel, Gigabit Ethernet IEEE802.3z , ESCON® and DVB-ASI • • • • • • • • • • •
|
Original
|
cyp15g0402dxbcyv15g0402dxbieee80210-bit+2200-ppm1500-ppm
|
PDF
|
CYP15G0402DXB
Abstract: CYV15G0402DXB
Contextual Info: CYP15G0402DXB CYV15G0402DXB Quad HOTLink II SERDES Features • Quad channel transceiver for 195 to 1500 Mbps serial signaling rate — Aggregate throughput of 12 Gbps • Second-generation HOTLink technology • Compliant to multiple standards — Fibre Channel, Gigabit Ethernet IEEE802.3z , ESCON® and DVB-ASI
|
Original
|
cyp15g0402dxbcyv15g0402dxbieee80210-bit+2200-ppm1500-ppm
|
PDF
|
CYP15G0402DXB
Abstract: CYV15G0402DXB
Contextual Info: CYP15G0402DXB CYV15G0402DXB Quad HOTLink II SERDES Features • Second-generation HOTLink technology • Compliant to multiple standards — Fibre Channel, Gigabit Ethernet IEEE802.3z , ESCON® and DVB-ASI • • • • • • • • • • •
|
Original
|
cyp15g0402dxbcyv15g0402dxbieee80210-bit+2200-ppm1500-ppm
|
PDF
|
CYP15G0402DXB
Abstract: CYV15G0402DXB EG-34 lfsr11 TTL to LVTTL level shifter b04n
Contextual Info: CYP15G0402DXB CYV15G0402DXB Quad HOTLink II SERDES Features • Second-generation HOTLink technology • Compliant to multiple standards — Fibre Channel, Gigabit Ethernet IEEE802.3z , ESCON® and DVB-ASI • • • • • • • • • • •
|
Original
|
cyp15g0402dxbcyv15g0402dxbieee80210-bit+5tes010eg-34lfsr11ttl to lvttl level shifterb04n
|
PDF
|
|
|
lfsr galois
Abstract: free verilog code of prbs pattern generator lfsr fibonacci XAPP661 prbs pattern generator using analog verilog generating pwm verilog code PPC405 XAPP662 prbs using lfsr 8 bit LFSR for test pattern generation
Contextual Info: Application Note: Virtex-II Pro Family R XAPP661 v2.0 June 25, 2003 RocketIO Transceiver Bit-Error Rate Tester Author: Dai Huang and Michael Matera Summary This application note describes the implementation of a RocketIO transceiver bit-error rate tester (BERT) reference design demonstrating a serial link (1.0 Gb/s to 3.125 Gb/s) between
|
Original
|
xapp661powerpctm405ppc405an2002+8lfsr galoisfree verilog code of prbs pattern generatorlfsr fibonacciprbs pattern generator using analog veriloggenerating pwm verilog codexapp662prbs using lfsr8 bit lfsr for test pattern generation
|
PDF
|
free verilog code of prbs pattern generator
Abstract: verilog code 16 bit LFSR in PRBS pattern generator lfsr galois prbs using lfsr lfsr fibonacci XAPP661 verilog code for 10 gb ethernet verilog code 8 bit LFSR verilog HDL program to generate PWM
Contextual Info: Application Note: Virtex-II Pro Family R RocketIO Transceiver Bit-Error Rate Tester Author: Dai Huang and Michael Matera XAPP661 v2.0.2 May 24, 2004 Summary This application note describes the implementation of a RocketIO transceiver bit-error rate tester (BERT) reference design demonstrating a serial link (1.0 Gb/s to 3.125 Gb/s) between
|
Original
|
xapp661ppc405free verilog code of prbs pattern generatorverilog code 16 bit lfsr in prbs+7pattern generatorlfsr galoisprbs using lfsrlfsr fibonacciverilog code for 10 gb ethernetverilog code 8 bit lfsrverilog hdl program to generate pwm
|
PDF
|
37-c4
Abstract: CY7B933 CY7C924DX CYP15G0401DX CYP15G0403DX SA22 K28730 Clock Generators Code "A06" RF Semiconductor 4bit LFSR
Contextual Info: PRELIMINARY CYP15G0403DX Independent Clocking Quad HOTLink II Transceiver Features — copper cables • Second-generation HOTLink technology • Fibre-Channel- and Gigabit-Ethernet-compliant 8B/10B-coded or 10-bit unencoded • Four independent channels
|
Original
|
cyp15g0403dx8b/10b-coded10-bitcyp15g0403dxa+937-c4cy7b933cy7c924dxcyp15g0401dxsa22k28730clock generatorscode "a06" rf semiconductor4bit lfsr
|
PDF
|
free verilog code of prbs pattern generator
Abstract: verilog code of prbs pattern generator lfsr galois PRBS29 64b/66b encoder prbs using lfsr verilog prbs generator verilog code 16 bit LFSR in PRBS verilog code 8 bit LFSR in scrambler XILINX/lfsr galois
Contextual Info: Application Note: Virtex-II Pro X FPGA Family R XAPP762 v1.0 Sept. 30, 2004 RocketIO X Bit-Error Rate Tester Reference Design Author: Dai Huang Summary This application note describes the implementation of a RocketIO X bit-error rate tester (XBERT) reference design. The reference design generates and verifies non-encoded highspeed serial data on one or multiple point-to-point links (2.5 Gb/s to 10 Gb/s) between
|
Original
|
xapp7623ae-2002free verilog code of prbs pattern generatorverilog code of prbs pattern generator+8lfsr galoisprbs2964b/66b encoderprbs using lfsrverilog prbs generatorverilog code 16 bit lfsr in prbsverilog code 8 bit lfsr in scramblerxilinx/lfsr galois
|
PDF
|
FRS transceiver
Abstract: CY7B933 CYP15G0402DX CYP15G0402DXA CYP15G0402DX-BGC
Contextual Info: CYP15G0402DX PRELIMINARY Quad HOTLinkII SERDES Features • Second generation HOTLink technology • Fibre-Channel and Gigabit-Ethernet-compliant • 10-bit unencoded data transport — Aggregate throughput of 12 GB/s • Selectable parity check/generate
|
Original
|
cyp15g0402dx10-bit200-to-1500frs transceiver+3cy7b933cyp15g0402dxacyp15g0402dx-bgc
|
PDF
|
ethernet development board ca
Abstract: CY7B933 CY7C924DX CYP15G0403DXB X3-230-1994
Contextual Info: PRELIMINARY CYP15G0403DXB Independent Clock Quad HOTLink II Transceiver Features • 2nd generation HOTLink technology • Fibre Channel and Gigabit Ethernet compliant 8B/10Bcoded or 10-bit unencoded • ESCON, DVB-ASI Compliant • SMPTE-292M, SMPTE-259M Compliant
|
Original
|
cyp15g0403dxb8b/10bcoded10-bitsmpte-292m+5smpte-259methernet development board cacy7b933cy7c924dxx3-230-1994
|
PDF
|
CYV15G0403TB
Abstract: CYV15G0404RB
Contextual Info: CYV15G0404RB Independent Clock Quad HOTLink II Deserializing Reclocker Features • Second-generation HOTLink technology • Compliant to SMPTE 292M and SMPTE 259M video standards • Quad channel video reclocking deserializer — 195 to 1500 Mbps serial data signaling rate
|
Original
|
cyv15g0404rbcyv15g0403tb |
PDF
|
CYP15G0403DXB
Abstract: CYV15G0403DXB D45101
Contextual Info: CYP15G0403DXB CYV15G0403DXB PRELIMINARY Independent Clock Quad HOTLink II Transceiver Features • Quad channel transceiver for 195- to 1500-MBaud serial signaling rate — Aggregate throughput of up to 12 Gbits/second • Second-generation HOTLink technology
|
Original
|
cyp15g0403dxbcyv15g0403dxb1500-mbaudsmpte-292m+4smpte-259mieee8028b/10bd45101
|
PDF
|
SCANPSC110
Abstract: SCANPSC110F SCANPSC110FDMQB SCANPSC110FFMQB SCANPSC110FLMQB
Contextual Info: SCANPSC110F SCAN Bridge Hierarchical and Multidrop Addressable JTAG Port IEEE1149.1 System Test Support General Description The SCANPSC110F Bridge extends the IEEE Std. 1149.1 test bus into a multidrop test bus environment. The advantage of a hierarchical approach over a single serial scan
|
Original
|
scanpsc110fieee1149scanpsc110scanpsc110fdmqb+2scanpsc110ffmqbscanpsc110flmqb
|
PDF
|
SDI SERIALIZER SMPTE292M
Contextual Info: CYV15G0404RB Independent Clock Quad HOTLink II Deserializing Reclocker Features • Second-generation HOTLink technology • Compliant to SMPTE 292M and SMPTE 259M video standards • Quad channel video reclocking deserializer — 195 to 1500 Mbps serial data signaling rate
|
Original
|
cyv15g0404rbsdi serializer smpte292m |
PDF
|
