75MATYP Search Results

Contextual Info: R H O M BU S I N D U S T R I E S INC t.3E P • 7 7 5 1 15 0 0 0 0 0 ^3 1 517 ■ Electrical Spedfications at 25°C Delay Max. Deviation Output Delay ns per Program Setting (P3*P2*P1) per Step Part Number ref. to 000 (ns) (ns) 000 001 010 O il 100 101 110 111

Contextual Info: Electrical Specifications at 25°C Delay Max. Deviation Output Delay ns per Program Setting (P3*P2*P1) per Step ref. to Part Number (ns) (ns) no 4 4.5 5 ±.30 PECL3-0.5 0.5 ±.25 3 ±.30 3.5 5.5 6.5 4 ±.50 PECL3-1 ±.40 3 ±.30 5 7 9 PECL3-1.5 1.5 ±.50

Contextual Info: Lattice G A L 2 0 X V 1 0 High-Speed E2CMOS PLD Generic Array Logic Semiconductor Corporation FUNCTIONAL BLOCK DIAGRAM FEATURES l/CLK □ * HIGH PERFORMANCE E2CMOS TECHNOLOGY — 10 ns Maximum Propagation Delay — Fmax =100 MHz — 7 ns Maximum from Clock Input to Data Output