74AHC74
|
|
Philips Semiconductors
|
Dual D-type flip-flop with set and reset positive-edge trigger |
Original |
PDF
|
94.71KB |
20 |
74AHC74BQ
|
|
Philips Semiconductors
|
74AHC74, 74AHCT74, Dual D-type flip-flop with set and reset, positive-edge trigger |
Original |
PDF
|
120.81KB |
23 |
74AHC74BQ,115
|
|
NXP Semiconductors
|
Dual D-type flip-flop with set and reset; positive-edge trigger - Description: Dual D-Type Flip-Flop with Set and Reset; Positive-Edge Trigger ; Fmax: 170 @ 5 V MHz; Logic switching levels: CMOS ; Output drive capability: +/- 8 mA ; Power dissipation considerations: Low Power or Battery Applications ; Propagation delay: 3.7@5 V ns; Voltage: 2.0-5.5 V; Package: SOT762-1 (DHVQFN14); Container: Reel Pack, SMD, 7" |
Original |
PDF
|
96.1KB |
18 |
74AHC74BQ-G
|
|
NXP Semiconductors
|
Dual D-type flip-flop with set and reset; positive-edge trigger - Description: Dual D-Type Flip-Flop with Set and Reset; Positive-Edge Trigger ; Fmax: 170 @ 5 V MHz; Logic switching levels: CMOS ; Output drive capability: +/- 8 mA ; Power dissipation considerations: Low Power or Battery Applications ; Propagation delay: 3.7@5 V ns; Voltage: 2.0-5.5 V |
Original |
PDF
|
96.1KB |
18 |
74AHC74BQ-Q100X
|
|
NXP Semiconductors
|
74AHC74BQ-Q100 - 74AHC74BQ-Q100 - Dual D-type flip-flop with set and reset; positive-edge trigger |
Original |
PDF
|
149.37KB |
19 |
74AHC74D
|
|
Philips Semiconductors
|
Dual D-type flip-flop with set and reset positive-edge trigger |
Original |
PDF
|
94.71KB |
20 |
74AHC74D,112
|
|
NXP Semiconductors
|
Dual D-type flip-flop with set and reset; positive-edge trigger - Description: Dual D-Type Flip-Flop with Set and Reset; Positive-Edge Trigger ; Fmax: 170 @ 5 V MHz; Logic switching levels: CMOS ; Output drive capability: +/- 8 mA ; Power dissipation considerations: Low Power or Battery Applications ; Propagation delay: 3.7@5 V ns; Voltage: 2.0-5.5 V; Package: SOT108-1 (SO14); Container: Tube |
Original |
PDF
|
96.1KB |
18 |
74AHC74D,118
|
|
NXP Semiconductors
|
Dual D-type flip-flop with set and reset; positive-edge trigger - Description: Dual D-Type Flip-Flop with Set and Reset; Positive-Edge Trigger ; Fmax: 170 @ 5 V MHz; Logic switching levels: CMOS ; Output drive capability: +/- 8 mA ; Power dissipation considerations: Low Power or Battery Applications ; Propagation delay: 3.7@5 V ns; Voltage: 2.0-5.5 V; Package: SOT108-1 (SO14); Container: Reel Pack, SMD, 13" |
Original |
PDF
|
96.1KB |
18 |
74AHC74D-Q100J
|
|
NXP Semiconductors
|
74AHC74D-Q100 - 74AHC74D-Q100 - Dual D-type flip-flop with set and reset; positive-edge trigger |
Original |
PDF
|
149.37KB |
19 |
74AHC74D-T
|
|
NXP Semiconductors
|
Dual D-type flip-flop with set and reset; positive-edge trigger - Description: Dual D-Type Flip-Flop with Set and Reset; Positive-Edge Trigger ; Fmax: 170 @ 5 V MHz; Logic switching levels: CMOS ; Output drive capability: +/- 8 mA ; Power dissipation considerations: Low Power or Battery Applications ; Propagation delay: 3.7@5 V ns; Voltage: 2.0-5.5 V |
Original |
PDF
|
96.1KB |
18 |
74AHC74D-T
|
|
Philips Semiconductors
|
Dual D-type flip-flop with set and reset, positive-edge trigger |
Original |
PDF
|
94.71KB |
20 |
74AHC74PW
|
|
Philips Semiconductors
|
Dual D-type flip-flop with set and reset positive-edge trigger |
Original |
PDF
|
94.71KB |
20 |
74AHC74PW,112
|
|
NXP Semiconductors
|
Dual D-type flip-flop with set and reset; positive-edge trigger - Description: Dual D-Type Flip-Flop with Set and Reset; Positive-Edge Trigger ; Fmax: 170 @ 5 V MHz; Logic switching levels: CMOS ; Output drive capability: +/- 8 mA ; Power dissipation considerations: Low Power or Battery Applications ; Propagation delay: 3.7@5 V ns; Voltage: 2.0-5.5 V; Package: SOT402-1 (TSSOP14); Container: Tube |
Original |
PDF
|
96.1KB |
18 |
74AHC74PW,118
|
|
NXP Semiconductors
|
Dual D-type flip-flop with set and reset; positive-edge trigger - Description: Dual D-Type Flip-Flop with Set and Reset; Positive-Edge Trigger ; Fmax: 170 @ 5 V MHz; Logic switching levels: CMOS ; Output drive capability: +/- 8 mA ; Power dissipation considerations: Low Power or Battery Applications ; Propagation delay: 3.7@5 V ns; Voltage: 2.0-5.5 V; Package: SOT402-1 (TSSOP14); Container: Reel Pack, SMD, 13" |
Original |
PDF
|
96.1KB |
18 |
|
74AHC74PW/AUJ
|
|
NXP Semiconductors
|
Logic - Flip Flops, Integrated Circuits (ICs), IC FLIP-FLOP DUAL D POS 14TSSOP |
Original |
PDF
|
|
18 |
74AHC74PWDH
|
|
Philips Semiconductors
|
Dual D-type flip-flop with set and reset positive-edge trigger |
Original |
PDF
|
94.71KB |
20 |
74AHC74PW-Q100118
|
|
NXP Semiconductors
|
D FLIP-FLOP, AHC SERIES |
Original |
PDF
|
764.73KB |
|
74AHC74PW-Q100J
|
|
NXP Semiconductors
|
74AHC74PW-Q100 - 74AHC74PW-Q100 - Dual D-type flip-flop with set and reset; positive-edge trigger |
Original |
PDF
|
149.37KB |
19 |
74AHC74PW-T
|
|
NXP Semiconductors
|
Dual D-type flip-flop with set and reset; positive-edge trigger - Description: Dual D-Type Flip-Flop with Set and Reset; Positive-Edge Trigger ; Fmax: 170 @ 5 V MHz; Logic switching levels: CMOS ; Output drive capability: +/- 8 mA ; Power dissipation considerations: Low Power or Battery Applications ; Propagation delay: 3.7@5 V ns; Voltage: 2.0-5.5 V |
Original |
PDF
|
96.1KB |
18 |
74AHC74PW-T
|
|
Philips Semiconductors
|
Dual D-type flip-flop with set and reset, positive-edge trigger |
Original |
PDF
|
94.71KB |
20 |