74AC11138PWLE Search Results
74AC11138PWLE Datasheets (3)
| Part | ECAD Model | Manufacturer | Description | Datasheet Type | PDF Size | Page count | |
|---|---|---|---|---|---|---|---|
| 74AC11138PWLE |
|
74AC11138 - 3-Line to 8-Line Decoders/Demultiplexers 16-TSSOP -40 to 85 | Original | 1MB | 18 | ||
| 74AC11138PWLE |
|
Logic ICS, 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER | Original | 127.77KB | 8 | ||
| 74AC11138PWLE |
|
3-Line to 8-Line Decoders/Demultiplexers 16-TSSOP -40 to 85 | Original | 666.91KB | 17 |
74AC11138PWLE Price and Stock
Texas Instruments 74AC11138PWLEAC Series, CMOS, PDSO16 |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
74AC11138PWLE | 2,682 | 1 |
|
Buy Now | ||||||
74AC11138PWLE Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
74AC11138
Abstract: 74AC11138D 74AC11138DE4 74AC11138DG4 74AC11138DR 74AC11138DRE4 74AC11138DRG4 74AC11138N 74AC11138NE4
|
Original |
74AC11138 SCAS042B 500-mA 300-mil 74AC11138 74AC11138D 74AC11138DE4 74AC11138DG4 74AC11138DR 74AC11138DRE4 74AC11138DRG4 74AC11138N 74AC11138NE4 | |
|
Contextual Info: 74AC11138 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER SCAS042B – MAY 1988 – REVISED APRIL 1996 D D D D D D D, N, OR PW PACKAGE TOP VIEW Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems Incorporates Three Enable Inputs to |
Original |
74AC11138 SCAS042B 500-mA 300-mil 74AC11138PW 74AC11138PWLE 74AC11138PWR | |
|
Contextual Info: 74AC11138 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER SCAS042B – MAY 1988 – REVISED APRIL 1996 D D D D D D D, N, OR PW PACKAGE TOP VIEW Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems Incorporates Three Enable Inputs to |
Original |
74AC11138 SCAS042B 500-mA 300-mil 74AC11138N 74AC11138NSR 74AC11138PWLE 74AC11138PWR | |
|
Contextual Info: 74AC11138 3ĆLINE TO 8ĆLINE DECODER/DEMULTIPLEXER SCAS042B − MAY 1988 − REVISED APRIL 1996 D Designed Specifically for High-Speed D D D D D D, N, OR PW PACKAGE TOP VIEW Memory Decoders and Data Transmission Systems Incorporates Three Enable Inputs to |
Original |
74AC11138 SCAS042B 500-mA 300-mil | |
|
Contextual Info: 74AC11138 3ĆLINE TO 8ĆLINE DECODER/DEMULTIPLEXER SCAS042B − MAY 1988 − REVISED APRIL 1996 D Designed Specifically for High-Speed D D D D D D, N, OR PW PACKAGE TOP VIEW Memory Decoders and Data Transmission Systems Incorporates Three Enable Inputs to |
Original |
74AC11138 SCAS042B 500-mA 300-mil | |
74AC11138
Abstract: 74AC11138D 74AC11138DE4 74AC11138DR 74AC11138DRE4 74AC11138N 74AC11138NE4 74AC11138NSR 74AC11138NSRE4
|
Original |
74AC11138 SCAS042B 500-mA 300-mil 74AC11138 74AC11138D 74AC11138DE4 74AC11138DR 74AC11138DRE4 74AC11138N 74AC11138NE4 74AC11138NSR 74AC11138NSRE4 | |
|
Contextual Info: 74AC11138 3ĆLINE TO 8ĆLINE DECODER/DEMULTIPLEXER SCAS042B − MAY 1988 − REVISED APRIL 1996 D Designed Specifically for High-Speed D D D D D D, N, OR PW PACKAGE TOP VIEW Memory Decoders and Data Transmission Systems Incorporates Three Enable Inputs to |
Original |
74AC11138 SCAS042B 500-mA 300-mil | |
|
Contextual Info: 74AC11138 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER SCAS042B – MAY 1988 – REVISED APRIL 1996 D D D D D D D, N, OR PW PACKAGE TOP VIEW Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems Incorporates Three Enable Inputs to |
Original |
74AC11138 SCAS042B 500-mA 300-mil scyd013 sdyu001x sgyc003d scyb017a | |
|
Contextual Info: 74AC11138 3ĆLINE TO 8ĆLINE DECODER/DEMULTIPLEXER SCAS042B − MAY 1988 − REVISED APRIL 1996 D Designed Specifically for High-Speed D D D D D D, N, OR PW PACKAGE TOP VIEW Memory Decoders and Data Transmission Systems Incorporates Three Enable Inputs to |
Original |
74AC11138 SCAS042B 500-mA 300-mil | |
|
Contextual Info: 74AC11138 3ĆLINE TO 8ĆLINE DECODER/DEMULTIPLEXER SCAS042B − MAY 1988 − REVISED APRIL 1996 D Designed Specifically for High-Speed D D D D D D, N, OR PW PACKAGE TOP VIEW Memory Decoders and Data Transmission Systems Incorporates Three Enable Inputs to |
Original |
74AC11138 SCAS042B 500-mA 300-mil | |
|
Contextual Info: 74AC11138 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER SCAS042B – MAY 1988 – REVISED APRIL 1996 D D D D D D D, N, OR PW PACKAGE TOP VIEW Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems Incorporates Three Enable Inputs to |
Original |
74AC11138 SCAS042B 500-mA 300-mil | |
|
Contextual Info: 74AC11138 3ĆLINE TO 8ĆLINE DECODER/DEMULTIPLEXER SCAS042B − MAY 1988 − REVISED APRIL 1996 D Designed Specifically for High-Speed D D D D D D, N, OR PW PACKAGE TOP VIEW Memory Decoders and Data Transmission Systems Incorporates Three Enable Inputs to |
Original |
74AC11138 SCAS042B 500-mA 300-mil | |
74AC11138Contextual Info: 74AC11138 3ĆLINE TO 8ĆLINE DECODER/DEMULTIPLEXER SCAS042B − MAY 1988 − REVISED APRIL 1996 D Designed Specifically for High-Speed D D D D D D, N, OR PW PACKAGE TOP VIEW Memory Decoders and Data Transmission Systems Incorporates Three Enable Inputs to |
Original |
74AC11138 SCAS042B 500-mA 300-mil | |
|
Contextual Info: 74AC11138 3ĆLINE TO 8ĆLINE DECODER/DEMULTIPLEXER SCAS042B − MAY 1988 − REVISED APRIL 1996 D Designed Specifically for High-Speed D D D D D D, N, OR PW PACKAGE TOP VIEW Memory Decoders and Data Transmission Systems Incorporates Three Enable Inputs to |
Original |
74AC11138 SCAS042B 500-mA 300-mil | |
|
|
|||
AC11138Contextual Info: 74AC11138 3ĆLINE TO 8ĆLINE DECODER/DEMULTIPLEXER SCAS042B − MAY 1988 − REVISED APRIL 1996 D Designed Specifically for High-Speed D D D D D D, N, OR PW PACKAGE TOP VIEW Memory Decoders and Data Transmission Systems Incorporates Three Enable Inputs to |
Original |
74AC11138 SCAS042B 500-mA 300-mil AC11138 | |
|
Contextual Info: 74AC11138 3ĆLINE TO 8ĆLINE DECODER/DEMULTIPLEXER SCAS042B − MAY 1988 − REVISED APRIL 1996 D Designed Specifically for High-Speed D D D D D D, N, OR PW PACKAGE TOP VIEW Memory Decoders and Data Transmission Systems Incorporates Three Enable Inputs to |
Original |
74AC11138 SCAS042B 500-mA 300-mil | |
|
Contextual Info: 74AC11138 3ĆLINE TO 8ĆLINE DECODER/DEMULTIPLEXER SCAS042B − MAY 1988 − REVISED APRIL 1996 D Designed Specifically for High-Speed D D D D D D, N, OR PW PACKAGE TOP VIEW Memory Decoders and Data Transmission Systems Incorporates Three Enable Inputs to |
Original |
74AC11138 SCAS042B 500-mA 300-mil | |