6FG6
Abstract: EM-80 MIC 6af7 em81 EM 34 EMM803 EFM11 6U5C em87 DM160
Contextual Info: rtarfc«r f«rn3«niUr kM2,C/ta 2 im 1 m i / m u M 1, U M K I 4, Ü Ï 4 M 3 4 , ÜM34 KM 5 M 1 1 , JJM 11 E I 3 5 , 01 35 SI i n EM 71 E* 00, 01 00 Ort»3«ndar Übersicht der Abatimm-Anzeigeröhren Nr Röhre 1 2 3 4 S 6 7 8 9 10 11 12 13 14 15 16 17 18 19
|
OCR Scan
|
dm16019br512fg61994j+1234mum840em87mpm846fg6em-80 mic6af7em81em 34emm803efm116u5cem87
|
PDF
|
8B10B ansi encoder
Abstract: encoder verilog coding verilog hdl code for encoder Altera 8b10b EP1S25F780C5 8B10B EP1C20F400C6 keyboard encoder sun 5 to 32 decoder using 3 to 8 decoder vhdl code EP20K
Contextual Info: 8B10B Encoder/Decoder MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 408 544-7000 www.altera.com Core Version: Document Version: Document Date: 1.3.2 1.3.2 rev1 December 2002 Copyright 8B10B Encoder/Decoder MegaCore Function User Guide
|
Original
|
8b10b10-bit8b10b ansi encoderencoder verilog coding+7verilog hdl code for encoderaltera 8b10bep1s25f780c5ep1c20f400c6keyboard encoder sun5 to 32 decoder using 3 to 8 decoder vhdl codeep20k
|
PDF
|
UG-IPED8B10B-1
Abstract: EP3SE110F
Contextual Info: 8B10B Encoder/Decoder MegaCore Function User Guide 8B10B Encoder/Decoder MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com UG-IPED8B10B-1.4 Document last updated for Altera Complete Design Suite version: Document publication date:
|
Original
|
8b10bug-iped8b10b-1ep3se110f |
PDF
|
testbench of a transmitter in verilog
Abstract: EN50083-9 EN-50083-9 AN-344 design of dma controller using vhdl 8B10B 8b10b decoder vhdl code for deserializer tranceiver 27Mhz 8B10B MHz
Contextual Info: Asynchronous Serial Interface ASI MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: Document Date: 10.0 July 2010 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other
|
Original
|
testbench of a transmitter in verilogen50083-9en-50083-9an-344+6design of dma controller using vhdl8b10b8b10b decodervhdl code for deserializertranceiver 27mhz8b10b mhz
|
PDF
|
CRC-16-ANSI
Abstract: crc 16 verilog crc verilog code 16 bit ccitt vhdl code CRC 32 CRC-16 ccitt crc 16 verilog ccitt CRC16-CCITT CRC-16-CCITT vhdl code CRC testbench of a transmitter in verilog
Contextual Info: CRC Compiler User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: Document Date: 9.1 November 2009 Copyright 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words
|
Original
|
crc-16-ansicrc 16 verilogcrc verilog code 16 bit ccittvhdl code crc 32+6crc-16 ccittcrc 16 verilog ccittcrc16-ccittcrc-16-ccittvhdl code crctestbench of a transmitter in verilog
|
PDF
|
verilog code for digital calculator
Abstract: code of encoder and decoder in rs(255,239) fpga implementation using rs(255,239) 5 to 32 decoder 5 to 32 decoder circuit code of encoder and decoder in rs(255,239) in vhd vhdl code download REED SOLOMON AN320 EP3C10F256C6 Reed-Solomon encoder algorithm
Contextual Info: Reed-Solomon Compiler User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com MegaCore Version: Document Date: 10.0 July 2010 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other
|
Original
|
verilog code for digital calculatorcode of encoder and decoder in rs(255,239fpga implementation using rs(255,2395 to 32 decoder+65 to 32 decoder circuitcode of encoder and decoder in rs(255,239) in vhdvhdl code download reed solomonan320ep3c10f256c6reed-solomon encoder algorithm
|
PDF
|
PDN0906
Abstract: IP-UTOPIA2SL
Contextual Info: UTOPIA Level 2 Slave MegaCore Function User Guide c The IP described in this document is scheduled for product obsolescence and discontinued support as described in PDN0906. Therefore, Altera does not recommend use of this IP in new designs. For more information about Altera’s
|
Original
|
pdn0906ip-utopia2sl |
PDF
|
0041 ENCODER
Abstract: EP3C10F256 Altera Arria V FPGA
Contextual Info: Reed-Solomon Compiler User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com MegaCore Version: Document Date: 11.0 May 2011 Copyright 2011 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other
|
Original
|
0041 encoderep3c10f256altera arria v fpga |
PDF
|
|
Contextual Info: Altera Software Installation and Licensing Subscribe Send Feedback MNL-1065 2013.11.04 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Altera Software Installation and Licensing Contents Altera Software Installation and
|
Original
|
mnl-1065 |
PDF
|
MISO Matlab code
Abstract: verilog code 8 stage cic interpolation filter cic compensation filters verilog code 8 stage cic decimation filter vhdl code for decimator CIC Filter vhdl code for interpolation CIC Filter circuit diagram of speech to text, altera digital FIR Filter verilog HDL code verilog code for interpolation filter c code for interpolation and decimation filter
Contextual Info: CIC MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: Document Date: 10.0 July 2010 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other
|
Original
|
miso matlab codeverilog code 8 stage cic interpolation filtercic compensation filtersverilog code 8 stage cic decimation filter+6vhdl code for decimator cic filtervhdl code for interpolation cic filtercircuit diagram of speech to text, alteradigital fir filter verilog hdl codeverilog code for interpolation filterc code for interpolation and decimation filter
|
PDF
|
Atlantic Interface
Abstract: verilog hdl code for parity generator PDN0906
Contextual Info: UTOPIA Level 2 Master MegaCore Function User Guide c The IP described in this document is scheduled for product obsolescence and discontinued support as described in PDN0906. Therefore, Altera does not recommend use of this IP in new designs. For more information about Altera’s
|
Original
|
pdn0906atlantic interfaceverilog hdl code for parity generator |
PDF
|
verilog code 8 stage cic interpolation filter
Abstract: verilog code 8 stage cic decimation filter vhdl code for decimator CIC Filter vhdl code for interpolation CIC Filter MISO Matlab code interpolation CIC Filter verilog code for decimator cic compensation filters vhdl code for cic Filter verilog code for parallel fir filter
Contextual Info: CIC MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: Document Date: 11.0 May 2011 Copyright 2011 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other
|
Original
|
verilog code 8 stage cic interpolation filterverilog code 8 stage cic decimation filtervhdl code for decimator cic filtervhdl code for interpolation cic filter+6miso matlab codeinterpolation cic filterverilog code for decimatorcic compensation filtersvhdl code for cic filterverilog code for parallel fir filter
|
PDF
|
interlaken rtl
Abstract: gearbox rev 10 Gbps ethernet phy analog devices select guide 2010 AN320 CRC32 IP-10GBASERPCS xaui xgmii ip core altera interlaken PHY interface for PCI EXPRESS
Contextual Info: Altera Transceiver PHY IP Core User Guide Altera Transceiver PHY IP Core User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com UG-01080-1.0 Subscribe Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, and specific device designations
|
Original
|
ug-01080-1interlaken rtlgearbox rev10 gbps ethernet phy+7analog devices select guide 2010an320crc32ip-10gbaserpcsxaui xgmii ip core alterainterlakenphy interface for pci express
|
PDF
|
VERILOG Digitally Controlled Oscillator
Abstract: matlab code to generate sine wave using CORDIC verilog code of sine rom verilog code to generate sine wave QFSK EP3C10F256 verilog code for digital modulation cyclone iii matlab code for half adder CORDIC to generate sine wave fpga VHDL code for CORDIC to generate sine wave
Contextual Info: NCO MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: Document Date: 11.0 May 2011 Copyright 2011 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other
|
Original
|
verilog digitally controlled oscillatormatlab code to generate sine wave using cordicverilog code of sine romverilog code to generate sine wave+6qfskep3c10f256verilog code for digital modulation cyclone iiimatlab code for half addercordic to generate sine wave fpgavhdl code for cordic to generate sine wave
|
PDF
|
|
|
viterbi decoder for tcm decoders using verilog
Abstract: soft 16 QAM modulation matlab code 16 QAM modulation verilog code trellis code modulation 5/6 decoder verilog code for TCM decoder bpsk simulink matlab viterbi decoder for tcm decoders vhdl code for modulation Viterbi Trellis Decoder vhdl code for probability finder
Contextual Info: Viterbi Compiler User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com MegaCore Version: Document Date: 10.0 July 2010 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other
|
Original
|
viterbi decoder for tcm decoders using verilogsoft 16 qam modulation matlab code16 qam modulation verilog codetrellis code modulation 5/6 decoder+6verilog code for tcm decoderbpsk simulink matlabviterbi decoder for tcm decodersvhdl code for modulationviterbi trellis decodervhdl code for probability finder
|
PDF
|
matched filter matlab codes
Abstract: vhdl code for probability finder soft 16 QAM modulation matlab code 16 QAM modulation verilog code bpsk simulink matlab matched filter simulink 16 psk BPSK modulation VHDL CODE vhdl code for bpsk modulation 16 QAM modulation matlab code
Contextual Info: Viterbi Compiler User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com MegaCore Version: Document Date: 9.1 November 2009 Copyright 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other
|
Original
|
matched filter matlab codesvhdl code for probability findersoft 16 qam modulation matlab code16 qam modulation verilog code+6bpsk simulink matlabmatched filter simulink16 pskbpsk modulation vhdl codevhdl code for bpsk modulation16 qam modulation matlab code
|
PDF
|
digital FIR Filter VHDL code
Abstract: verilog code for interpolation filter code iir filter in vhdl verilog code for decimation filter digital FIR Filter verilog code application circuit for FIR filter matlaB design FIR filter matlaB design FIR Filter verilog code 00D8 EP3C16F484C6
Contextual Info: FIR Compiler II MegaCore Function User Guide FIR Compiler II MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com UG-01072-2.0 Document last updated for Altera Complete Design Suite version: Document publication date: 10.0 July 2010
|
Original
|
ug-01072-2digital fir filter vhdl codeverilog code for interpolation filtercode iir filter in vhdl+7verilog code for decimation filterdigital fir filter verilog codeapplication circuit for fir filter matlab designfir filter matlab designfir filter verilog code00d8ep3c16f484c6
|
PDF
|
pll_afi_clk
Contextual Info: Section IV. RLDRAM II Controller with UniPHY IP User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com EMI_RLDRAM_II_UG-2.0 Document Version: Document Date: 2.0 July 2010 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other
|
Original
|
pll_afi_clk |
PDF
|
UniPHY
Abstract: DDR3 model verilog codes
Contextual Info: Section III. QDR II and QDR II+ SRAM Controller with UniPHY User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com EMI_QDRII_UG-2.0 Document Version: Document Date: 2.0 July 2010 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other
|
Original
|
uniphyddr3 model verilog codes |
PDF
|
6sd7
Abstract: rgn 1064 rgn 4004 RGN2004 EDD11 1e7k 12sf7 117L7 RGN 156 ECC40
Contextual Info: 01 A 1 A3 1 A4P 1A4T 1A5G 1 A6 Type RE 074 KB1 KF3 KF 3 D L11 KK 2 ähnlich 5 1.4 2 2 1.4 2 Vf 0.25 0.15 0.06 0.06 0,05 0.06 B B B B B B H e iz a r t N D H" H" EP M0+ O :tT V erm . 135 120'*) 180 180 90 180 Ua - 67,5 67.5 90 67,5 ü fc 9 - -3 3 -4,5 -3 Ug,
|
OCR Scan
|
15a6c12k1m25nic6sd7+9rgn 1064rgn 4004rgn2004edd111e7k12sf7117l7rgn 156ecc40
|
PDF
|
RLDRAM
Abstract: EP2S60F1020C3 EP2SGX30CF780C3
Contextual Info: RLDRAM II Controller MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com MegaCore Version: Document Date: 9.1 November 2009 Copyright 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and
|
Original
|
rldramep2s60f1020c3ep2sgx30cf780c3 |
PDF
|
IP-CSIX-L1
Abstract: EP1S10F780C5 EP1S10F780C6 EP1S25F1020C6 EP20K400EFC672-1X
Contextual Info: Common Switch Interface CSIX-L1 MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Core Version: 1.0.0 Document Version: 1.0.0 rev1 Document Date: November 2002 Copyright Common Switch Interface (CSIX-L1) MegaCore Function User Guide
|
Original
|
ip-csix-l1ep1s10f780c5ep1s10f780c6ep1s25f1020c6+1ep20k400efc672-1x
|
PDF
|
EP2C15AF484C6
Abstract: EP3C5F256C6 EP3SL50F484C2 PDN0906 ep3sl70f484 EP2C5F256C6 OC48 PM5351 PM7325
Contextual Info: POS-PHY Level 2 and 3 Compiler User Guide c The IP described in this document is scheduled for product obsolescence and discontinued support as described in PDN0906. Therefore, Altera does not recommend use of this IP in new designs. For more information about Altera’s
|
Original
|
pdn0906ep2c15af484c6ep3c5f256c6ep3sl50f484c2+5ep3sl70f484ep2c5f256c6oc48pm5351pm7325
|
PDF
|
UniPHY
Abstract: PCIe to Ethernet RTL 602 W
Contextual Info: External Memory Interface Handbook Volume 3 Section III. QDR II and QDR II+ SRAM Controller with UniPHY User Guide External Memory Interface Handbook Volume 3 Section III. QDR II and QDR II+ SRAM Controller with UniPHY User Guide 101 Innovation Drive San Jose, CA 95134
|
Original
|
uniphypcie to ethernetrtl 602 w |
PDF
|
