600MBPS Search Results
600MBPS Result Highlights (1)
| Part | ECAD Model | Manufacturer | Description | Download | Buy |
|---|---|---|---|---|---|
| D9LVRA2DEMRQ1 |
|
Automotive, 1.8V-to-3.6V 600Mbps LVDS dual differential line receiver 8-WSON -40 to 125 |
|
600MBPS Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
DS90LV027AH
Abstract: DS90LV027AHM DS90LV028AH M08A 300MHz Differential Line Driver
|
Original |
DS90LV027AH DS90LV027AH 600Mbps 300MHz) CSP-9-111S2) CSP-9-111S2. DS90LV027AHM DS90LV028AH M08A 300MHz Differential Line Driver | |
DS90LV027ATM marking
Abstract: LV27 90LV027 LV27A TM lv27a
|
Original |
DS90LV027A 600Mbps 300MHz) TIA/EIA-644 5-Aug-2002] DS90LV027ATM marking LV27 90LV027 LV27A TM lv27a | |
DS90LV027AQ
Abstract: DS90LV027AQMA M08A
|
Original |
DS90LV027AQ DS90LV027AQ 600Mbps 300MHz) DS90LV027AQMA M08A | |
|
Contextual Info: BCM5821 SUPER E-COMMERCE PROCESSOR SUMMARY OF BENEFITS FEATURES • High-performance public-key processor • Highest performance public key processor enables secure web • 4000 1024-bit RSA transactions per second • 3000 Diffie-Hellman transactions per second |
Original |
BCM5821 1024-bit 2048-bit 470-Mbps 600-Mbps BCM5820 BCM5821 5821-PB03-R | |
MAX9973
Abstract: MAX9973GCCB MAX9973HCCB MAX9974GCCB TQFP-EP
|
Original |
MAX9973/MAX9974 10x10x1 MAX9973 MAX9973GCCB MAX9973HCCB MAX9974GCCB TQFP-EP | |
DS90LV017A
Abstract: DS90LV017ATM DS90LV018A M08A
|
Original |
DS90LV017A DS90LV017A 600Mbps 300MHz) DS90LV017ATM DS90LV018A M08A | |
vx 18a18Contextual Info: 1. DC and Switching Characteristics for Stratix IV Devices March 2014 SIV54001-5.8 SIV54001-5.8 This chapter contains the following sections: • “Electrical Characteristics” ■ “Switching Characteristics” ■ “I/O Timing” ■ “Glossary” Electrical Characteristics |
Original |
SIV54001-5 vx 18a18 | |
|
Contextual Info: Stratix IV Device Handbook Volume 4: Device Datasheet and Addendum 101 Innovation Drive San Jose, CA 95134 www.altera.com SIV5V4-5.8 2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos |
Original |
||
DDR3 UDIMM schematic
Abstract: micron ddr3 hardware design consideration ddr2 ram DDR3 pcb layout guide ddr3 ram UniPHY ddr3 sdram DDR3 pcb layout DDR3 udimm jedec micron ddr3 128 MB DDR2 SDRAM
|
Original |
||
flash controller verilog code
Abstract: MT41J64M16LA-187E sodimm ddr3 connector PCB footprint DDR3 sodimm pcb layout micron ddr3 DDR3 pcb layout "DDR3 SDRAM" temperature controller using microcontroller ddr3 Designs guide DDR2 pcb layout
|
Original |
||
AN-1380
Abstract: EQ50F100 LM27262
|
Original |
600Mbps 20-inch 58mil 10-inch LM27262 300KHz AN-1380 EQ50F100 LM27262 | |
K4D263238A-GC36
Abstract: K4D263238A-GC40 K4D263238A-GC45 K4D26323RA-GC36 16baa
|
Original |
K4D263238A-GC 128Mbit 32Bit 144-Ball K4D263238A-GC45 K4D263238A-GC36 K4D263238A-GC40 K4D26323RA-GC36 16baa | |
|
Contextual Info: HY5DW283222AF 128M 4Mx32 DDR SDRAM HY5DW283222AF This document is a general product description and is subject to change without notice. Hynix Electronics does not assume any responsibility for use of circuits described. No patent licenses are implied. Rev. 0.21/Feb. 03 |
Original |
HY5DW283222AF 4Mx32) 21/Feb. HY5DW283222 728-bit 4Mx32 | |
|
Contextual Info: AFE7222 AFE7225 www.ti.com SLOS711B – NOVEMBER 2011 – REVISED MARCH 2012 Analog Front End Wideband Mixed-Signal Transceiver Check for Samples: AFE7222, AFE7225 1 INTRODUCTION 1.1 FEATURES 1 • AFE7225 – Dual 12-Bit 250MSPS TX DACs – Dual 12-Bit 125MSPS RX ADCs |
Original |
AFE7222 AFE7225 SLOS711B AFE7222, 12-Bit 250MSPS 125MSPS | |
|
|
|||
CL45
Abstract: TLK3134
|
Original |
TLK3134 SLLS838F CL45 TLK3134 | |
|
Contextual Info: TLK3132 2-Channel Multi-Rate Transceiver Data Manual PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. |
Original |
TLK3132 SLLS956A | |
|
Contextual Info: SONY CXB1452Q VGA/SVGA/XGA digital data serial receiver Features • 1 chip receiver for serial transmission of 18bit color VGA/SVGA/XGA picture • On chip differential cable driver • TTL/CMOS compatible interface • Support 1 pixel/shiftclock mode & 2 pixel/shiftclock |
OCR Scan |
CXB1452Q 18bit 80pin 65MHz 10dB/ 100kHz 00MHz | |
|
Contextual Info: 128M DDR SDRAM K4D263238E-GC 128Mbit DDR SDRAM 1M x 32Bit x 4 Banks Double Data Rate Synchronous DRAM with Bi-directional Data Strobe and DLL 144-Ball FBGA Revision 1.1 March 2003 Samsung Electronics reserves the right to change products or specification without notice. |
Original |
K4D263238E-GC 128Mbit 32Bit 144-Ball K4D263238E-GC25 K4D263238E-GL36 -GC25 | |
|
Contextual Info: Target Spec 256M GDDR SDRAM K4D553235F-GC 256Mbit GDDR SDRAM 2M x 32Bit x 4 Banks Graphic Double Data Rate Synchronous DRAM with Bi-directional Data Strobe and DLL 144-Ball FBGA Revision 0.1 June 2004 Samsung Electronics reserves the right to change products or specification without notice. |
Original |
K4D553235F-GC 256Mbit 32Bit 144-Ball K4D553235F-GC | |
|
Contextual Info: 64M DDR SDRAM K4D623238B-GC 64Mbit DDR SDRAM 512K x 32Bit x 4 Banks Double Data Rate Synchronous RAM with Bi-directional Data Strobe and DLL 144-Ball FBGA Revision 1.2 September 2001 Samsung Electronics reserves the right to change products or specification without notice. |
Original |
K4D623238B-GC 64Mbit 32Bit 144-Ball K4D623238B-GL* 100MHz K4D623238B-GC45/-50/-55/-60 K4D623238B-GC33 | |
|
Contextual Info: 512M gDDR2 SDRAM K4N51163QC 512Mbit gDDR2 SDRAM Revision 1.6 January 2006 Notice INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE. NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, |
Original |
K4N51163QC 512Mbit | |
|
Contextual Info: 256M GDDR SDRAM K4D553235F-GC 256Mbit GDDR SDRAM 2M x 32Bit x 4 Banks Graphic Double Data Rate Synchronous DRAM with Bi-directional Data Strobe and DLL 144-Ball FBGA Revision 1.5 March 2005 Samsung Electronics reserves the right to change products or specification without notice. |
Original |
K4D553235F-GC 256Mbit 32Bit 144-Ball -GC33 K4D553235F-GC22 | |
|
Contextual Info: 128M GDDR SDRAM K4D26323QG-GC 128Mbit GDDR SDRAM 1M x 32Bit x 4 Banks Graphic Double Data Rate Synchronous DRAM with Bi-directional Data Strobe and DLL 144-Ball FBGA Revision 1.1 November 2004 Samsung Electronics reserves the right to change products or specification without notice. |
Original |
K4D26323QG-GC 128Mbit 32Bit 144-Ball -GC20 -GC22/25 55tCK 45tCK | |
|
Contextual Info: K4C89363AF Network-DRAM-II Specification Version 0.11 - 1 - REV. 0.11 Apr. 2003 K4C89363AF Revision History Version 0.0 Nov. 2002 - First Release Version 0.1 (Jan. 2003) - Added JTAG - Corrected # of row/column addresses. - Corrected pin assignment in page 4. |
Original |
K4C89363AF 800Mbps 8K/32ms 800Mbps/pin 400MHz, 667Mbps/pin 333MHz, 533Mbps 266MHz, | |