54AC11112, Search Results
54AC11112, Datasheets (6)
| Part | ECAD Model | Manufacturer | Description | Datasheet Type | PDF Size | Page count | |
|---|---|---|---|---|---|---|---|
| 54AC11112 |
|
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET | Original | 117.59KB | 6 | ||
| 54AC11112 |
|
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET | Original | 94.17KB | 7 | ||
| 54AC11112FK |
|
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET | Original | 94.18KB | 7 | ||
| 54AC11112FK |
|
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET | Scan | 155.16KB | 6 | ||
| 54AC11112J |
|
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET | Original | 94.18KB | 7 | ||
| 54AC11112J |
|
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET | Scan | 155.16KB | 6 |
54AC11112, Price and Stock
Texas Instruments 54AC11112FKPeripheral ICs |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
54AC11112FK | 1,489 |
|
Get Quote | |||||||
Texas Instruments 54AC11112JPeripheral ICs |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
|
54AC11112J | 1,258 |
|
Get Quote | |||||||
Texas Instruments SNJ54AC11112JPeripheral ICs |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
|
SNJ54AC11112J | 1,213 |
|
Get Quote | |||||||
54AC11112, Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
|
Contextual Info: 54AC11112,74AC11112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET D3334, JUNE 1989 - REVISED APRIL 1993 Flow-Through Architecture Optimizes PCB Layout Center-Pin Vqc and GND Configuration Minimizes High-Speed Switching Noise EPIC m Enhanced-Performance Implanted |
OCR Scan |
54AC11112 74AC11112 D3334, 500-mA STD-883C 300-mil 54AC11112. 74AC11112 | |
|
Contextual Info: 54AC11112,74AC11112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET _ Flow-Through Architecture Optimizes PCB Layout D3334, JUNE 1 9 8 9 - REVISED APRIL 1993 54AC11112 . . . J PACKAGE 74AC11112 . . . D OR N PACKAGE |
OCR Scan |
54AC11112 74AC11112 D3334, 500-mA STD-883C 300-mil 54AC11112 74AC11112 DM435fl | |
|
Contextual Info: 54ACT11109,74ACT11109 DUALJ-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET D2957, FEBRUARY 1987 - REVISED APRIL 1993_ logic symbol* 1Q 1Q 2Q 2Q t This symbol is In accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. |
OCR Scan |
54ACT11109 74ACT11109 D2957, fl3bl723 |