VC 5022
Abstract: VC 5022 x 2N5023 2N5022
Contextual Info: MOTOR O L A SC I 15E 0 I X S TR S/ R F G0âbM2ô 2 M A X IM U M RATINGS Symbol 2N5022 2N5023 Colfector-Emitter Voftage VcEO 50 30 V Collector-Emitter Voltage VCES 50 30 V Collector-Base Voitage VCBO 50 30 V Emitter-Base Voltage vebo 5 V Colfector Current — Continuous
|
OCR Scan
|
2N5022
2N5023
VC 5022
VC 5022 x
|
PDF
|
microsparc RISC processor
Abstract: 720x576 audio encoder mpeg 1 common interface CCIR601 CCIR656 OTI-8215 microsparc 1
Contextual Info: OH-8215 omncmoíoct, Integrated Digital Broadcast MPEG-2 Decoder product_ features The OTI-8215 is a highly integrated, single-chip set-top box STB /DTV solution. Description - MPEG-2<1S013818) and MPEG-1 {ISO 11172 } bit streams, M P@ M l - MPEG audio layers t &
|
OCR Scan
|
OTI-8215
OTI-8215
CCIR601
720x576
100-MH7
16/256/64K
208-pin
IS011172
IS013818
microsparc RISC processor
audio encoder mpeg 1
common interface
CCIR656
microsparc 1
|
PDF
|
microchip application note
Abstract: motorola hc08 motorola hc08 datasheet DS00617 PIC18 c compiler sleep hc08 can bus AN617 DK-2750 HC08 PIC16
Contextual Info: TB071 Converting from Motorola HC08 to Microchip Assembler: A Quick Reference Author: Rodger Richey Microchip Technology Inc. When migrating assembly language programs from one family of microcontrollers to another, the first question is almost always: “What’s the equivalent opcode?”
|
Original
|
TB071
DK-2750
D-85737
DS91071A-page
microchip application note
motorola hc08
motorola hc08 datasheet
DS00617
PIC18 c compiler sleep
hc08 can bus
AN617
HC08
PIC16
|
PDF
|
21231D
Abstract: tv china kit diagram 25AA160 25C160 25LC160 MS-001
Contextual Info: Not recommended for new designs – Please use 25AA160A/B or 25LC160A/B. 25AA160/25LC160/25C160 16K SPI Bus Serial EEPROM Device Selection Table Part Number Description: VCC Range Max Clock Frequency Temp Ranges 25AA160 1.8-5.5V 1 MHz I 25LC160 2.5-5.5V
|
Original
|
25AA160A/B
25LC160A/B.
25AA160/25LC160/25C160
25AA160
25LC160
25C160
25C160)
wit4-7200
D-85737
NL-5152
21231D
tv china kit diagram
25AA160
25C160
25LC160
MS-001
|
PDF
|
500C
Abstract: 500E 501C MPC555 qthf
Contextual Info: SECTION 14 QUEUED SERIAL MULTI-CHANNEL MODULE 14.1 Overview The queued serial multi-channel module QSMCM provides three serial communication interfaces: the queued serial peripheral interface (QSPI) and two serial communications interfaces (SCI1 and SCI2). These submodules communicate with
|
Original
|
MPC555
500C
500E
501C
MPC555
qthf
|
PDF
|
21230D
Abstract: 25AA080 25C080 25LC080
Contextual Info: Not recommended for new designs – Please use 25AA080A/B or 25LC080A/B. 25AA080/25LC080/25C080 8K SPI Bus Serial EEPROM Device Selection Table Part Number 25AA080 Description: VCC Range Max. Clock Frequency Temp. Ranges 1.8-5.5V 1 MHz I 25LC080 2.5-5.5V
|
Original
|
25AA080A/B
25LC080A/B.
25AA080/25LC080/25C080
25AA080
25LC080
25C080
25AA080/
D-85737
NL-5152
DS21230D-page
21230D
25AA080
25C080
25LC080
|
PDF
|
tv china kit diagram
Abstract: 25AA040 25C040 25LC040 D004
Contextual Info: 25AA040/25LC040/25C040 4K SPI Bus Serial EEPROM Device Selection Table Part Number VCC Range Max. Clock Frequency Temp. Ranges 25AA040 1.8-5.5V 1 MHz I 25LC040 2.5-5.5V 2 MHz I 25C040 4.5-5.5V 3 MHz I,E Communication to the device can be paused via the
|
Original
|
25AA040/25LC040/25C040
25AA040
25LC040
25C040
DK-2750
D-85737
NL-5152
tv china kit diagram
25AA040
25C040
25LC040
D004
|
PDF
|
25AA640
Abstract: 25LC640 MS-001 13588 25LC640 equivalent
Contextual Info: 25AA640/25LC640 64K SPI Bus Serial EEPROM Device Selection Table Description Part Number VCC Range Max Clock Frequency Temp Ranges 25AA640 1.8-5.5V 1 MHz I 25LC640 2.5-5.5V 2 MHz I 25LC640 4.5-5.5V 3/2.5 MHz I, E Features The Microchip Technology Inc. 25AA640/25LC640
|
Original
|
25AA640/25LC640
25AA640
25LC640
25XX640*
D-85737
NL-5152
DS21223G-page
25AA640
25LC640
MS-001
13588
25LC640 equivalent
|
PDF
|
scm 103563
Abstract: CIMAX L64108 CIMaX 2.0 CIMAX-TM 2.0 T90FJR l64108 54 cimax 103563 VES2700 LSI L64108
Contextual Info: Dual Common Interface Hardware Controller The T90-FJR, also known as the CIMaX controller, is the hardware extension of SCM Microsystems’ second generation Common Interface integration package CI Pack+™ . It enables CI Driver software to directly address two complete independent
|
Original
|
T90-FJR,
scm 103563
CIMAX
L64108
CIMaX 2.0
CIMAX-TM 2.0
T90FJR
l64108 54
cimax 103563
VES2700
LSI L64108
|
PDF
|
25L32
Abstract: 25aa3201 25AA320 25C320 25LC320 25XX320 MA 25L32
Contextual Info: 25AA320/25LC320/25C320 32K SPI Bus Serial EEPROM Device Selection Table Description Part Number VCC Range Max. Clock Frequency Temp. Ranges 25AA320 1.8-5.5V 1 MHz I 25LC320 2.5-5.5V 2 MHz I,E 25C320 4.5-5.5V 3 MHz I,E The Microchip Technology Inc. 25AA320/25LC320/
|
Original
|
25AA320/25LC320/25C320
25AA320
25LC320
25C320
25AA320/25LC320/
25XX320*
DK-2750
D-85737
NL-5152
25L32
25aa3201
25AA320
25C320
25LC320
25XX320
MA 25L32
|
PDF
|
5ABX
Abstract: 5lba 25AA320A 25LC320A D004 D005 D006 25LC320 G5ABA 25LC320A-I/SN
Contextual Info: 25AA320A/25LC320A 32K SPI Bus Serial EEPROM Device Selection Table Part Number VCC Range Page Size Temp. Ranges Packages 25LC320A 2.5-5.5V 32 Byte I,E P, SN, ST, MS 25AA320A 1.8-5.5V 32 Byte I P, SN, ST, MS Features Description • Max. clock 10 MHz • Low-power CMOS technology
|
Original
|
25AA320A/25LC320A
25LC320A
25AA320A
DK-2750
D-85737
NL-5152
5ABX
5lba
25AA320A
25LC320A
D004
D005
D006
25LC320
G5ABA
25LC320A-I/SN
|
PDF
|
na4x
Abstract: 5L4X 5L4A 25XX040A
Contextual Info: 25AA040A/25LC040A 4K SPI Bus Serial EEPROM Device Selection Table Part Number VCC Range Page Size Temp. Ranges Packages 25AA040A 1.8-5.5V 16 Bytes I P, MS, SN, ST 25LC040A 2.5-5.5V 16 Bytes I, E P, MS, SN, ST Features Description • Max. clock 10 MHz • Low-power CMOS technology
|
Original
|
25AA040A/25LC040A
25AA040A
25LC040A
10MHz
NL-5152
DS21827B-page
na4x
5L4X
5L4A
25XX040A
|
PDF
|
G5AA
Abstract: G5Laa 5LABI
Contextual Info: 25AA160A/B, 25LC160A/B 16K SPI Bus Serial EEPROM Device Selection Table Part Number VCC Range Page Size Temp. Ranges Packages 25LC160A 2.5-5.5V 16 Byte I,E P, SN, ST, MS 25AA160A 1.8-5.5V 16 Byte I P, SN, ST, MS 25LC160B 2.5-5.5V 32 Byte I,E P, SN, ST, MS
|
Original
|
25AA160A/B,
25LC160A/B
25LC160A
25AA160A
25LC160B
25AA160B
25XX160A/B*
D-85737
G5AA
G5Laa
5LABI
|
PDF
|
25LC2561
Abstract: 25LC256 application notes 25AA256 25LC256 D004 D005 DS21822C NAE INC
Contextual Info: 25AA256/25LC256 256K SPI Bus Serial EEPROM Device Selection Table Part Number VCC Range Page Size Temp. Ranges Packages 25LC256 2.5-5.5V 64 Byte I, E P, SN, ST, MF 25AA256 1.8-5.5V 64 Byte I P, SN, ST, MF Features Description • Max. clock 10 MHz • Low-power CMOS technology
|
Original
|
25AA256/25LC256
25LC256
25AA256
DK-2750
D-85737
NL-5152
25LC2561
25LC256 application notes
25AA256
25LC256
D004
D005
DS21822C
NAE INC
|
PDF
|
|
|
pickit 3
Abstract: 25LC256 25AA256 D004 D005 25LC256 application notes
Contextual Info: 25AA256/25LC256 256K SPI Bus Serial EEPROM Device Selection Table Part Number VCC Range Page Size Temp. Ranges Packages 25LC256 2.5-5.5V 64 Byte I, E P, SN, ST, MF 25AA256 1.8-5.5V 64 Byte I P, SN, ST, MF Features Description • Max. clock 10 MHz • Low-power CMOS technology
|
Original
|
25AA256/25LC256
25LC256
25AA256
DK-2750
D-85737
NL-5152
pickit 3
25LC256
25AA256
D004
D005
25LC256 application notes
|
PDF
|
500C
Abstract: 500E 501C MPC555 MPC556 TxBuffer10 Rt3 433 transmitter
Contextual Info: SECTION 14 QUEUED SERIAL MULTI-CHANNEL MODULE 14.1 Overview The queued serial multi-channel module QSMCM provides three serial communication interfaces: the queued serial peripheral interface (QSPI) and two serial communications interfaces (SCI1 and SCI2). These submodules communicate with the CPU
|
Original
|
MPC555
MPC556
500C
500E
501C
MPC556
TxBuffer10
Rt3 433 transmitter
|
PDF
|
500C
Abstract: 500E 501C MPC555 MPC556
Contextual Info: SECTION 14 QUEUED SERIAL MULTI-CHANNEL MODULE 14.1 Overview The queued serial multi-channel module QSMCM provides three serial communication interfaces: the queued serial peripheral interface (QSPI) and two serial communications interfaces (SCI1 and SCI2). These submodules communicate with the CPU
|
Original
|
MPC555
MPC556
500C
500E
501C
MPC556
|
PDF
|
circuit diagram of queuing with seven segment
Abstract: TE 255 motorola 500C 500E 501C MPC555
Contextual Info: SECTION 14 QUEUED SERIAL MULTI-CHANNEL MODULE 14.1 Overview The queued serial multi-channel module QSMCM provides three serial communication interfaces: the queued serial peripheral interface (QSPI) and two serial communications interfaces (SCI1 and SCI2). These submodules communicate with
|
Original
|
MPC555
circuit diagram of queuing with seven segment
TE 255 motorola
500C
500E
501C
MPC555
|
PDF
|
C004
Abstract: MPC555 QADC64 417F
Contextual Info: APPENDIX A MPC555 INTERNAL MEMORY MAP The tables below use the following notations. In the Access column: S = Supervisor Access Only U = User Access T = Test Access In the Reset column: S = SRESET H = HRESET M = Module Reset POR = Power On Reset U = Unchanged
|
Original
|
MPC555
QADC64
MPC555
C004
QADC64
417F
|
PDF
|
MPC566
Abstract: 500C 500E J1850 MPC565 be 541e 541E1 55df
Contextual Info: SECTION 14 QUEUED SERIAL MULTI-CHANNEL MODULE 14.1 Overview The MPC565 / MPC566 contains two queued serial multi-channel modules QSMCM_A and QSMCM_B . The QSMCM provides three serial communication interfaces: the queued serial peripheral interface (QSPI) and two serial communications interfaces (SCI1 and SCI2). These submodules communicate with the CPU via
|
Original
|
MPC565
MPC566
MPC565/MPC566
500C
500E
J1850
be 541e
541E1
55df
|
PDF
|
25XX1024
Abstract: 25AA1024T 25lc1024 25AA1024 D004 D005 D006
Contextual Info: 25AA1024/25LC1024 1 Mbit SPI Bus Serial Flash Device Selection Table Part Number VCC Range Page Size Temp. Ranges Packages 25LC1024 2.5-5.5V 256 Byte I,E P, SM, MF 25AA1024 1.8-5.5V 256 Byte I P, SM, MF Features Description • Max. clock 20 MHz • Flash and byte-level serial EEPROM operation
|
Original
|
25AA1024/25LC1024
25LC1024
25AA1024
DK-2750
D-85737
NL-5152
25XX1024
25AA1024T
25lc1024
25AA1024
D004
D005
D006
|
PDF
|
Map 6808
Abstract: c844 g 7492 PIN CONFIGURATION 7486 motorola 7498 4 bit MAP 6810 decode counter 7490 455e data sheet 7490 data sheet datasheet 6802 processor motorola
Contextual Info: APPENDIX A MPC555 INTERNAL MEMORY MAP The tables below use the following notations. In the Access column: S = Supervisor Access Only U = User Access T = Test Access In the Reset column: S = SRESET H = HRESET M = Module Reset POR = Power-On Reset U = Unchanged
|
Original
|
MPC555
QADC64
MPC555
Map 6808
c844 g
7492 PIN CONFIGURATION
7486 motorola
7498 4 bit
MAP 6810
decode counter 7490
455e data sheet
7490 data sheet
datasheet 6802 processor motorola
|
PDF
|
DDQS
Abstract: 500C 500E 501C MPC555 MPC561 MPC563 5022 motorola
Contextual Info: SECTION 15 QUEUED SERIAL MULTI-CHANNEL MODULE The MPC561 / MPC563 contains one queued serial multi-channel module QSMCM . The QSMCM provides three serial communication interfaces: the queued serial peripheral interface (QSPI) and two serial communications interfaces (SCI/UART).
|
Original
|
MPC561
MPC563
MPC561/MPC563
DDQS
500C
500E
501C
MPC555
5022 motorola
|
PDF
|
Map 6808
Abstract: MAP 6810 motorola 6810 memory C004 MPC555 MPC556 QADC64 INSTRUCTION SET motorola 6800 6058 S 6C46
Contextual Info: APPENDIX A MPC555 / MPC556 INTERNAL MEMORY MAP The tables below use the following notations. In the Access column: S = Supervisor Access Only U = User Access T = Test Access In the Reset column: S = SRESET H = HRESET M = Module Reset POR = Power-On Reset U = Unchanged
|
Original
|
MPC555
MPC556
QADC64
MPC556
Map 6808
MAP 6810
motorola 6810 memory
C004
QADC64
INSTRUCTION SET motorola 6800
6058 S
6C46
|
PDF
|
