4-BIT PARITY/GENERATOR CHECKER DESIGN Search Results
4-BIT PARITY/GENERATOR CHECKER DESIGN Result Highlights (5)
Part | ECAD Model | Manufacturer | Description | Download | Buy |
---|---|---|---|---|---|
93S48DM/B |
![]() |
93S48 - Twelve-Input Parity Checker/Generator |
![]() |
||
SN54HC280J/B |
![]() |
SN54HC280J - PARITY GENERATOR/CHECKER, 9-BIT ODD/EVEN |
![]() |
||
93S48FM/B |
![]() |
93S48 - Twelve-Input Parity Checker/Generator |
![]() |
||
93S48DM |
![]() |
93S48 - Twelve-Input Parity Checker/Generator |
![]() |
||
54F280/B2A |
![]() |
54F280 - Parity Generator/Checker, 9-Bit - Dual marked (M38510/34901B2A) |
![]() |
4-BIT PARITY/GENERATOR CHECKER DESIGN Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
Contextual Info: 54ACT11853, 74ACT11853 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS T I0 1 77— 0 3 4 7 4 , MARCH 1090 54ACT11853 . - JT PACKAGE 74ACT11853 . DW or NT PACKAGE TOP VIEW • Inputs are TTL-Voltage Compatible • High-Speed Bus Transceivers with Parity Generator/Checker |
OCR Scan |
54ACT11853, 74ACT11853 500-mA 300-mil ACT11853 TI0177-- D3474, | |
Contextual Info: 54AC11833, 74AC11833 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS T 10165— D 3448, MARCH 1990 High-Speed Bus Transceivers with Parity Generator/Checker 5 4A C 11 8 33 . . . J T P ACKA G E 7 4 A C 11833 . . . D W OR N T P ACKA G E TO P V IE W Parity-Error Flag Open-Draln Output |
OCR Scan |
54AC11833, 74AC11833 500-mA 300-mll | |
C444G
Abstract: 480T
|
OCR Scan |
||
Contextual Info: 74ACT280 9 BIT PARITY GENERATOR/CHECKER . HIGH SPEED: tpD =4 ns TYP. at Vcc =5V • LOW POWER DISSIPATION: Icc = 4 |oA (MAX.) at T a = 25 °C ■ COMPATIBLE WITH TTL OUTPUTS V ih = 2V (MIN), V il = 0.8V(MAX) . 50i2 TRANSMISSION LINE DRIVING CAPABILITY . SYMMETRICAL OUTPUT IMPEDANCE: |
OCR Scan |
74ACT280 74ACT280B 74ACT280M AC280 SO-14 | |
dba options meContextual Info: SN74ALS29833 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS D2990, F E B R U A R Y 1987 - R EV ISED O C T O B E R 1991 I • Functionally Similar to AMD Am29833 I I • High-Speed Bus Transceivers with Parity Generator/Checker | S N 7 4 A L S '. . . D W O R N T P A C K A G E |
OCR Scan |
SN74ALS29833 D2990, Am29833 ALS29833) 300-mil dba options me | |
MC10177
Abstract: MC10216 MC10194 MC10170 MC10171 MC10172 MC10173 MC10175 MC10176 MC10178
|
OCR Scan |
MC3461 MC10177 MC10177 MC10216 MC10194 MC10170 MC10171 MC10172 MC10173 MC10175 MC10176 MC10178 | |
74ACT280
Abstract: 74ACT280B 74ACT280M 74ACT280MTR 74ACT280TTR TSSOP14
|
Original |
74ACT280 74ACT280 74ACT280B 74ACT280M 74ACT280MTR 74ACT280TTR TSSOP14 | |
TTL 74-series IC
Abstract: 74ACT280 74ACT280B 74ACT280M 74ACT280MTR 74ACT280TTR TSSOP14
|
Original |
74ACT280 74ACT280 TTL 74-series IC 74ACT280B 74ACT280M 74ACT280MTR 74ACT280TTR TSSOP14 | |
Contextual Info: Technical Data _ CD54/74AC280 CD54/74ACT280 9-Bit Odd/Even Parity Generator/Checker V cc"4 Type Features: • B uffered inputs u Typical propagation delay: 10 ns @ V Cc = 5 V, T, = 25°C, CL = 50 pF GND- 7 FUNCTIONAL DIAGRAM The RCA CD54/74AC280 and CD54/74ACT280 9 -b it o d d / |
OCR Scan |
CD54/74AC280 CD54/74ACT280 CD54/74AC280 CD54/74ACT280 CD54/74AC CD54/74ACT | |
74ac280Contextual Info: T e c h n ic a l D a la - . . CD54/74AC280 CD54/74ACT280 9-Bit Odd/Even Parity Generator/Checker X CVCN t 01» NC.3 Vç ç 9 2 CS-5M H » 4 ONO» T Type Features: • Buffered inputs m Typical propagation delay: 10 ns @ Vcc = 5 V, U = 25° C, C l = 50 pF FUNCTIONAL DIAGRAM |
OCR Scan |
CD54/74AC280 CD54/74ACT280 CD54/74ACT280 CD54/74AC CD54/74ACT 74ac280 | |
SN64BCT657Contextual Info: SN64BCT657 OCTAL TRANSCEIVER WITH PARITY GENERATOR/CHECKER AND 3-STATE OUTPUTS SCBS090A – NOVEMBER 1991 – REVISED JANUARY 1994 • • • • • State-of-the-Art BiCMOS Design Significantly Reduces ICCZ ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V |
Original |
SN64BCT657 SCBS090A MIL-STD-883C, 300-mil SN64BCT657 | |
4 bit even parity generator circuit
Abstract: 4 bit even and odd parity checker truth table PLS153 SU-210 PLS153A AN021 application of parity checker
|
Original |
PLS153/153A AN021 PLS153 PLS153A, 4 bit even parity generator circuit 4 bit even and odd parity checker truth table SU-210 PLS153A AN021 application of parity checker | |
SN64BCT657
Abstract: SN64BCT657DW SN64BCT657NT
|
Original |
SN64BCT657 SCBS090A MIL-STD-883C, 300-mil SN64BCT657 SN64BCT657DW SN64BCT657NT | |
SN64BCT657Contextual Info: SN64BCT657 OCTAL TRANSCEIVER WITH PARITY GENERATOR/CHECKER AND 3ĆSTATE OUTPUTS SCBS090A − NOVEMBER 1991 − REVISED JANUARY 1994 • • • • • DW OR NT PACKAGE TOP VIEW State-of-the-Art BiCMOS Design Significantly Reduces ICCZ ESD Protection Exceeds 2000 V Per |
Original |
SN64BCT657 SCBS090A MIL-STD-883C, 300-mil SN64BCT657 | |
|
|||
X3.28 nakContextual Info: Signetics SCN2653/SCN68653 Polynomial Generator Checker PGC Product Specification Microprocessor Products DESCRIPTION FEATURES The Signetics SCN2653/68653 Polyno mial Generator Checker (PGC) Is a poly nomial generator ch e c k e r/c h a ra c te r comparator circuit that complements a |
OCR Scan |
SCN2653/SCN68653 SCN2653/68653 600ns 150pF. X3.28 nak | |
74ACT11657
Abstract: A1273
|
Original |
74ACT11657 SCAS232 500-mA 300-mil 74ACT11657 A1273 | |
74ACT11657
Abstract: A1273
|
Original |
74ACT11657 SCAS232 500-mA 300-mil 74ACT11657 A1273 | |
ABT657AContextual Info: SN54ABT657A, SN74ABT657A OCTAL TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS _ S C BS192C-JANUARY 1991 - REVISED JANUARY 1997 State-of-the-Art EPIC-UB BiCMOS Design Significantly Reduces Power Dissipation |
OCR Scan |
SN54ABT657A, SN74ABT657A BS192C-JANUARY MIL-STD-883, JESD-17 -32-mA 64-mA ABT657A | |
DM93S62N
Abstract: MS-001 N14A DM93S62
|
Original |
DM93S62 DM93S62 DM93S62N 14-Lead MS-001, DM93S62N MS-001 N14A | |
vhdl code for 8-bit parity checker
Abstract: vhdl code for 8 bit odd parity checker vhdl code for parity checker CRC-16 and CRC-32 vhdl code CRC vhdl code for 8-bit odd parity checker 04C11DB7 vhdl code CRC 32 h8005 CRC Generator/Checker
|
Original |
||
DM93S62
Abstract: DM93S62N N14A
|
Original |
DM93S62 DM93S62 DS009809-2 DS009809-1 DM93S62N DM93S62N N14A | |
MD15and
Abstract: SU16
|
OCR Scan |
-------------------MB1426 MB1426 16-bit 64-pin 37417t 00G4b T-45-17 64-Lead PGA-64C-A01) MD15and SU16 | |
abt657aContextual Info: SN54ABT657A, SN74ABT657A OCTAL TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS SCBS192E – JANUARY 1991 – REVISED JUNE 1997 D D D D D D D State-of-the-Art EPIC-ΙΙB BiCMOS Design Significantly Reduces Power Dissipation ESD Protection Exceeds 2000 V Per |
Original |
SN54ABT657A, SN74ABT657A SCBS192E ABT657A SCBA004C SDYA010 SDYA012 SCAA029, SZZU001B, SDYU001M, | |
74ACT11657Contextual Info: 74ACT11657 OCTAL TRANSCEIVER WITH PARITY GENERATOR/CHECKER AND 3-STATE OUTPUTS SCAS232 – AUGUST 1992 – REVISED APRIL 1993 • • • • • • Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Pin |
Original |
74ACT11657 SCAS232 500-mA 300-mil |