80960MC
Abstract: FF000000 programmers reference manual
Contextual Info: The 80960MC Processor and the Local Bus 3 CHAPTER 3 THE 80960MC PROCESSOR AND THE LOCAL BUS The 32-bit multiplexed local bus L-bus connects the 80960MC processor to memory and I/O and forms the backbone of any 80960MC processor based system. This high bandwidth bus provides
|
OCR Scan
|
80960mc32-bitff000000programmers reference manual |
PDF
|
MIL-STD-1553
Abstract: common mode rejection ratio test 1553B HLP-6000 MIL-STD-1553A QPL-21032-31
Contextual Info: MIL-STD-1553 DATA BUS PRODUCTS continued from previous page • TRANSFORMERS TYPE PACKAGE DESCRIPTION/FEATURES BUS-25679 BUS-27765 BUS-29854 BUS-41429 Bus Isolation Transformers 0 .6 3 x 0 -6 3 x 0 .3 " Module Provides all of the turns ratio configurations, component isolation, and common
|
OCR Scan
|
mil-std-1553bus-25679bus-27765bus-29854+8bus-41429b-22002300m21038/27bus-6551711common mode rejection ratio test 1553bhlp-6000mil-std-1553aqpl-21032-31
|
PDF
|
VT16
Abstract: circuit diagram of 2.1 5.1 AUDIO SWITCH
Contextual Info: MITSUMI I2C Bus Video Switch MM1250 I2C Bus Video Switch Monolithic IC MM1250 Outline This IC is an audio/video switch that supports an I2C bus for television. Features 1. 2. 3. 4. 5. 6. 7. 8. 9. Utilizes serial control by I2C bus 3 video input systems for 3 outputs, VOUT, YOUT and COUT
|
Original
|
mm125010mhzsdip-24amm1250xd+2vt16circuit diagram of 2.1 5.1 audio switch
|
PDF
|
|
Contextual Info: 3-BIT SCANNABLE REGISTERED BUS TRANSCEIVER FEATURES The SY10/100E337 are 3-bit registered bus transceivers with scan designed for use in new, high- performance ECL systems. The bus outputs BUS0–BUS2 are designed to drive a 25Ω bus; the receive outputs (Q0–Q2) are designed
|
Original
|
sy10/100e337sy10e337jcj28-1sy10e337jctr+3sy100e337jcsy100e337jctrsy10e337
|
PDF
|
E336
Abstract: SY100E337 SY10E337
Contextual Info: 3-BIT SCANNABLE REGISTERED BUS TRANSCEIVER FEATURES The SY10/100E337 are 3-bit registered bus transceivers with scan designed for use in new, high- performance ECL systems. The bus outputs BUS0–BUS2 are designed to drive a 25Ω bus; the receive outputs (Q0–Q2) are designed
|
Original
|
sy10/100e337sy10e337jcj28-1sy10e337jctr+5sy100e337jcsy100e337jctrsy10e337e336sy100e337
|
PDF
|
2T17
Abstract: cdp1806ac GEC 44 3A CDP1805 CDP1805ACE p1806 k4080 1806AC
Contextual Info: G E SOLID STATE 01 i>Ë| 3Û7SDÛ1 QDlbDÛD _ 1800-Series Microprocessors and Microcomputers TERMINAL ASSIGNMENT CLOCK — WAIT -ÊL6ÏS — 0 — SCI — SCO — B7T5 — eus 7 — BUS 6 — BUS 3 — BUS 4 — BUS 3 — BUS 2 — BUS 1 — BUSO —
|
OCR Scan
|
1800-seriesc0pi8092cs-3s0c4cdp1805ac+8cdp1806ac2t17gec 44 3acdp1805cdp1805acep1806k40801806ac
|
PDF
|
DM74ALS240A
Abstract: 74ALS DM74ALS1240A DM74ALS1240AWM DM74ALS241A MS-013
Contextual Info: Revised February 2000 DM74ALS1240A Octal 3-STATE Bus Driver General Description Features These octal 3-STATE bus drivers are designed to provide the designer with flexibility in implementing a bus interface with memory, microprocessor, or communication systems,
|
Original
|
dm74als1240adm74als240adm74als241a74als+2dm74als1240awmms-013
|
PDF
|
DM74ALS244A
Abstract: 74LS DM74ALS244AMSA DM74ALS244AN DM74ALS244ASJ DM74ALS244AWM M20D MSA20 DM74ALS244AM
Contextual Info: Revised February 2000 DM74ALS244A Octal 3-STATE Bus Driver General Description Features This octal 3-STATE bus driver is designed to provide the designer with flexibility in implementing a bus interface with memory, microprocessor, or communication systems. This
|
Original
|
dm74als244a64-extended74lsdm74als244amsa+6dm74als244andm74als244asjdm74als244awmm20dmsa20dm74als244am
|
PDF
|
national semiconductor cmos
Abstract: AN-822 C1995 MM74HC4051 NM24C02 NM24C04 NM24C08 NM24C16 AN-822 national
Contextual Info: TABLE OF CONTENTS 10 COMPARING SERIAL EEPROM INTERFACE STANDARDS 20 I2CTM BUS MEMORY SIZE 21 I2C Bus Concept 22 EEPROM Memory on the I2C Bus 23 Bank Switching I2C EEPROMs 30 ACCESSING SERIAL EEPROMs 31 I2C System 3 1 1 Random Read 3 1 2 Sequential Read 3 1 3 Current Address Read
|
Original
|
20-3anational semiconductor cmosan-822c1995+6mm74hc4051nm24c02nm24c04nm24c08nm24c16an-822 national
|
PDF
|
74ALS
Abstract: DM74ALS240AN DM74ALS240AWM DM74ALS240A
Contextual Info: DM74ALS240A/DM74ALS241A/74ALS240A-1 Octal 3-STATE Bus Driver General Description Features These octal 3-STATE bus drivers are designed to provide the designer with flexibility in implementing a bus interface with memory, microprocessor, or communication systems. The
|
Original
|
dm74als240a/dm74als241a/74als240a-1als240aals241a74als+3dm74als240andm74als240awmdm74als240a
|
PDF
|
HD74HC442
Abstract: HD74HC443 HD74HC444 Hitachi DSA00382 HC74HC
Contextual Info: HD74HC442/HD74HC443/HC74HC444 Quad. Tridirectional Bus Transceiver with noninverted 3-state outputs Quad. Tridirectional Bus Transceiver (with inverted 3-state outputs) Quad Tridirectional Bus Transceiver (with noninverted/inverted 3-state outputs) Description
|
Original
|
hd74hc442/hd74hc443/hc74hc444hd74hc442hd74hc443hd74hc444+2hitachi dsa00382hc74hc
|
PDF
|
Hitachi DSA002789
Contextual Info: HD74HC442/HD74HC443/HC74HC444 Quad. Tridirectional Bus Transceiver with noninverted 3-state outputs Quad. Tridirectional Bus Transceiver (with inverted 3-state outputs) Quad Tridirectional Bus Transceiver (with noninverted/inverted 3-state outputs) Description
|
Original
|
hd74hc442/hd74hc443/hc74hc444hitachi dsa002789 |
PDF
|
DM74ALS240A
Abstract: 74ALS DM74ALS240AN DM74ALS240ASJ DM74ALS240AWM DM74ALS241A DM74ALS241AN DM74ALS241AWM
Contextual Info: Revised February 2000 DM74ALS240A • DM74ALS241A Octal 3-STATE Bus Driver General Description Features These octal 3-STATE bus drivers are designed to provide the designer with flexibility in implementing a bus interface with memory, microprocessor, or communication systems.
|
Original
|
dm74als240adm74als241a74alsdm74als240an+4dm74als240asjdm74als240awmdm74als241andm74als241awm
|
PDF
|
LR3000
Abstract: LR3000A
Contextual Info: Chapter 3 LR3202A L-Bus Controller This chapter describes the LR3202A L-Bus Controller. Chapter 3 is organized into these sections: • General Description ■ Configuring the LR3202A ■ Programming the System Control Registers ■ Signal Definitions ■ L-Bus Operation
|
OCR Scan
|
lr3202alr3000lr3000a |
PDF
|
|
|
|
Contextual Info: U6215B-AFP TELEFUNKEN Semiconductors Frequency Synthesizer for TV Tuner with UNIVERSAL BUS FEATURES 1.3 GHz divide-by-8 prescaler integrated can be bridged • UNIVERSAL BUS: PC - Bus or 3 - wire - Bus PC - Bus software compatible to U 6204 B 3 - wire - Bus software compatible to U 6359 B
|
OCR Scan
|
u6215b-afpj2d01b |
PDF
|
k535
Abstract: CDB22 LR3000 cxl tuner diagram interfacing of memory devices with 8086 LB1K LR3202A LR3203 LR3205 LR32D04
Contextual Info: Chapter 3 LR3202A L-Bus Controller This chapter describes the LR3202A L-Bus Controller. Chapter 3 is organized into these sections: • General Description ■ Configuring the LR3202A ■ Programming the System Control Registers ■ Signal Definitions ■ L-Bus Operation
|
OCR Scan
|
lr3202ak535cdb22lr3000+6cxl tuner diagraminterfacing of memory devices with 8086lb1klr3203lr3205lr32d04
|
PDF
|
SOP20 Package
Abstract: HD74HC442 HD74HC443 HD74HC444 PRSP0020DC-A
Contextual Info: HD74HC442, HD74HC443, HD74HC444 Quad. Tridirectional Bus Transceiver with noninverted 3-state outputs Quad. Tridirectional Bus Transceiver (with inverted 3-state outputs) Quad Tridirectional Bus Transceiver (with noninverted/inverted 3-state outputs) REJ03D0627-0200
|
Original
|
hd74hc442hd74hc443hd74hc444rej03d0627-0200+3ade-205-506sop20 packageprsp0020dc-a
|
PDF
|
74F824
Abstract: 74F826 74F821 74F822 74F823 74F825 AM29821 n74f821 N74F821D N74F825N
Contextual Info: Philips Semiconductors Product specification Bus interface registers 74F821 74F822 74F823 74F824 74F825 74F826 74F821/822/823/824/825/826 10-bit bus interface register, non-inverting 3-State 10-bit bus interface register, inverting (3-State) 9-bit bus interface register, non-inverting (3-State)
|
Original
|
74f82174f82274f82374f824+874f82574f82674f821/822/823/824/825/82610-bitam29821n74f821n74f821dn74f825n
|
PDF
|
M68000
Abstract: MC68040V MCF5206 i5 instruction manual uart code 128 bit register
Contextual Info: INDEX 6-2, 6-9, 8-3, 10-1, 10-2, 10-3, 10-4 description, 2-3, 2-4 external master use 2-3 ) 8-4 ), 6-1 operation, 6-53 protocol, 6-53, 6-61 signals, 2-11 bus error 6-51 bus lock 7-9 bus monitor 7-2, 7-15 Bus Sizing 6-7 bus sizing 8-7 Numerics C ) cache invalidation 4-3
|
OCR Scan
|
mcf5206m68000mc68040vi5 instruction manual+1uart code 128 bit register
|
PDF
|
MM1250XD
Abstract: circuit diagram of 2.1 5.1 AUDIO SWITCH MM1250 SDIP-24A TP10 philips ctv circuit data ctv circuit diagram VT13
Contextual Info: MITSUMI I2C Bus Video Switch Monolithic IC MM1250 Outline This IC is an audio/video switch that supports an I2C bus for television. Features 1. 2. 3. 4. 5. 6. 7. 8. 9. Utilizes serial control by I2C bus 3 video input systems for 3 outputs, VOUT, YOUT and COUT
|
Original
|
mm125010mhzsdip-24amm1250xd+5circuit diagram of 2.1 5.1 audio switchtp10philips ctv circuit datactv circuit diagramvt13
|
PDF
|
DM74ALS240AN
Abstract: DM74ALS240ASJ DM74ALS240AWM DM74ALS241A DM74ALS241AWM M20D 74ALS DM74ALS240A
Contextual Info: DM74ALS240A, DM74ALS241A Octal 3-STATE Bus Driver tm Features General Description • Advanced low power oxide-isolated ion-implanted These octal 3-STATE bus drivers are designed to provide the designer with flexibility in implementing a bus interface with memory, microprocessor, or communication systems. The output 3-STATE gating control is
|
Original
|
dm74als240adm74als241adm74als240andm74als240asj+4dm74als240awmdm74als241awmm20d74als
|
PDF
|
|
Contextual Info: DM74ALS240A, DM74ALS241A Octal 3-STATE Bus Driver tm Features General Description • Advanced low power oxide-isolated ion-implanted These octal 3-STATE bus drivers are designed to provide the designer with flexibility in implementing a bus interface with memory, microprocessor, or communication systems. The output 3-STATE gating control is
|
Original
|
dm74als240adm74als241a |
PDF
|
|
Contextual Info: IDT74AUCH16245 1.8V CMOS 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS AND BUS-HOLD INDUSTRIAL TEMPERATURE RANGE 1.8V CMOS 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS AND BUS-HOLD IDT74AUCH16245 DESCRIPTION: FEATURES: This 16-bit bus transceiver is built using advanced CMOS technology. The
|
Original
|
idt74auch1624516-bitauch16245 |
PDF
|
74ALS
Abstract: DM74ALS240A DM74ALS240AN DM74ALS240ASJ DM74ALS240AWM DM74ALS241A DM74ALS241AWM M20D
Contextual Info: DM74ALS240A, DM74ALS241A Octal 3-STATE Bus Driver tm Features General Description • Advanced low power oxide-isolated ion-implanted These octal 3-STATE bus drivers are designed to provide the designer with flexibility in implementing a bus interface with memory, microprocessor, or communication systems. The output 3-STATE gating control is
|
Original
|
dm74als240adm74als241a74alsdm74als240an+4dm74als240asjdm74als240awmdm74als241awmm20d
|
PDF
|