CY7C1018V33
Abstract: CY7C1019V33
Contextual Info: 019V33 CY7C1018V33 019V33 128K x 8 Static RAM Features pins I/O0 through I/O7 is then written into the location specified on the address pins (A0 through A16). • High speed — tAA = 10 ns • CMOS for optimum speed/power • Center power/ground pinout
|
Original
|
019V33
CY7C1018V33
CY7C1019V33
CY7C1018V33,
CY7C1019V33
CY7C1018V33
|
PDF
|
7C1019BV33-10
Abstract: 7C1019BV33-12 CY7C1018BV33 CY7C1018V33 CY7C1019BV33 CY7C1019V33
Contextual Info: 019V33 CY7C1019BV33 CY7C1018BV33 128K x 8 Static RAM Features • High speed — tAA = 10 ns • CMOS for optimum speed/power • Center power/ground pinout • Automatic power-down when deselected • Easy memory expansion with CE and OE options • Functionally equivalent to 019V33 and/or
|
Original
|
019V33
CY7C1019BV33
CY7C1018BV33
CY7C1019V33
CY7C1018V33
CY7C1019BV33/CY7C1018BV33
7C1019BV33-10
7C1019BV33-12
CY7C1018BV33
CY7C1018V33
CY7C1019BV33
|
PDF
|
CY7C1018V33
Abstract: CY7C1019V33
Contextual Info: 019V33 CY7C1018V33 019V33 128K x 8 Static RAM Features pins I/O0 through I/O7 is then written into the location specified on the address pins (A0 through A16). • High speed — tAA = 10 ns • CMOS for optimum speed/power • Center power/ground pinout
|
Original
|
019V33
CY7C1018V33
CY7C1019V33
CY7C1018V33,
CY7C1019V33
CY7C1018V33
|
PDF
|