00QSS7L Search Results

Contextual Info: Tem ic L 67201/L 67202 MATRA MHS 512 x 9 & 1K x 9 / 3.3 Volts CMOS Parallel FIFO Introduction The L67201/202 implement a first-in first-out algorithm, featuring asynchronous read/write operations. The FULL and EMPTY flags prevent data overflow and underflow.