|
74HCT109
|
|
Philips Semiconductors
|
Dual J invertedK flip-flop with set and reset positive-edge trigger |
Original |
PDF
|
57.64KB |
9 |
|
74HCT109D
|
|
Philips Semiconductors
|
Dual J Inverted(K)Flip-flop with Set and Reset, Positive-Edge Trigger |
Original |
PDF
|
57.63KB |
9 |
|
74HCT109D
|
|
Unknown
|
Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. |
Historical |
PDF
|
33.05KB |
1 |
|
74HCT109D,652
|
|
NXP Semiconductors
|
Dual JK flip-flop with set and reset; positive-edge trigger - Description: Dual J-/K Flip-Flop with Set and Reset; Positive-Edge Trigger; TTL Enabled ; Fmax: 61 MHz; Logic switching levels: TTL ; Output drive capability: +/- 4 mA ; Power dissipation considerations: Low Power ; Propagation delay: 17 ns; Voltage: 4.5-5.5V; Package: SOT109-1 (SO16); Container: Bulk Pack, CECC |
Original |
PDF
|
57.61KB |
9 |
|
74HCT109D,653
|
|
NXP Semiconductors
|
Dual JK flip-flop with set and reset; positive-edge trigger - Description: Dual J-/K Flip-Flop with Set and Reset; Positive-Edge Trigger; TTL Enabled ; Fmax: 61 MHz; Logic switching levels: TTL ; Output drive capability: +/- 4 mA ; Power dissipation considerations: Low Power ; Propagation delay: 17 ns; Voltage: 4.5-5.5V; Package: SOT109-1 (SO16); Container: Reel Pack, SMD, 13", CECC |
Original |
PDF
|
57.61KB |
9 |
|
74HCT109DB
|
|
Philips Semiconductors
|
Dual J Inverted(K)Flip-flop with Set and Reset, Positive-Edge Trigger |
Original |
PDF
|
57.63KB |
9 |
|
74HCT109DB
|
|
Unknown
|
Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. |
Historical |
PDF
|
33.05KB |
1 |
|
74HCT109DB,112
|
|
NXP Semiconductors
|
Dual JK flip-flop with set and reset; positive-edge trigger - Description: Dual J-/K Flip-Flop with Set and Reset; Positive-Edge Trigger; TTL Enabled ; Fmax: 61 MHz; Logic switching levels: TTL ; Output drive capability: +/- 4 mA ; Power dissipation considerations: Low Power ; Propagation delay: 17 ns; Voltage: 4.5-5.5V; Package: SOT338-1 (SSOP16); Container: Tube |
Original |
PDF
|
57.61KB |
9 |
|
74HCT109DB,118
|
|
NXP Semiconductors
|
Dual JK flip-flop with set and reset; positive-edge trigger - Description: Dual J-/K Flip-Flop with Set and Reset; Positive-Edge Trigger; TTL Enabled ; Fmax: 61 MHz; Logic switching levels: TTL ; Output drive capability: +/- 4 mA ; Power dissipation considerations: Low Power ; Propagation delay: 17 ns; Voltage: 4.5-5.5V; Package: SOT338-1 (SSOP16); Container: Reel Pack, SMD, 13" |
Original |
PDF
|
57.61KB |
9 |
|
74HCT109DB-T
|
|
NXP Semiconductors
|
Dual JK flip-flop with set and reset; positive-edge trigger - Description: Dual J-/K Flip-Flop with Set and Reset; Positive-Edge Trigger; TTL Enabled ; Fmax: 61 MHz; Logic switching levels: TTL ; Output drive capability: +/- 4 mA ; Power dissipation considerations: Low Power ; Propagation delay: 17 ns; Voltage: 4.5-5.5V |
Original |
PDF
|
57.61KB |
9 |
|
74HCT109DB-T
|
|
Unknown
|
Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. |
Historical |
PDF
|
33.05KB |
1 |
|
74HCT109D-Q100J
|
|
Nexperia USA
|
Uncategorized - Miscellaneous - 74HCT109D-Q100/SOT109/SO16 |
Original |
PDF
|
790.33KB |
|
|
74HCT109D-T
|
|
NXP Semiconductors
|
Dual JK flip-flop with set and reset; positive-edge trigger - Description: Dual J-/K Flip-Flop with Set and Reset; Positive-Edge Trigger; TTL Enabled ; Fmax: 61 MHz; Logic switching levels: TTL ; Output drive capability: +/- 4 mA ; Power dissipation considerations: Low Power ; Propagation delay: 17 ns; Voltage: 4.5-5.5V |
Original |
PDF
|
57.61KB |
9 |
|
74HCT109D-T
|
|
Unknown
|
Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. |
Historical |
PDF
|
33.05KB |
1 |
|
|
|
74HCT109DW
|
|
Philips Semiconductors
|
Dual J inverted(K) flip-flop with set and reset, positive-edge trigger |
Original |
PDF
|
67.49KB |
9 |
|
74HCT109N
|
|
Philips Semiconductors
|
Dual J Inverted(K)Flip-flop with Set and Reset, Positive-Edge Trigger |
Original |
PDF
|
57.63KB |
9 |
|
74HCT109N
|
|
Unknown
|
Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. |
Historical |
PDF
|
33.05KB |
1 |
|
74HCT109N,652
|
|
NXP Semiconductors
|
Dual JK flip-flop with set and reset; positive-edge trigger - Description: Dual J-/K Flip-Flop with Set and Reset; Positive-Edge Trigger; TTL Enabled ; Fmax: 61 MHz; Logic switching levels: TTL ; Output drive capability: +/- 4 mA ; Power dissipation considerations: Low Power ; Propagation delay: 17 ns; Voltage: 4.5-5.5V; Package: SOT38-4 (DIP16); Container: Bulk Pack, CECC |
Original |
PDF
|
57.61KB |
9 |
|
74HCT109NB
|
|
Philips Semiconductors
|
Dual JK flip-flop with set and reset positive-edge trigger |
Original |
PDF
|
67.49KB |
9 |
|
74HCT109PW
|
|
Philips Semiconductors
|
Dual JK flip-flop with set and reset positive-edge trigger |
Original |
PDF
|
67.49KB |
9 |