The Datasheet Archive

Top Results (2)

Part Manufacturer Description Datasheet Download Buy Part
HM1-65642B/883 Intersil Corporation 8KX8 STANDARD SRAM, 150ns, CDIP28
HM1-65642/883 Intersil Corporation 8KX8 STANDARD SRAM, 150ns, CDIP28, CERAMIC, DIP-28

8kx8 sram Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
1995 - P-Channel Depletion-Mode

Abstract:
Text: ) DESCRIPTION CLOSEST MHS MIL P/N PACKAGE 5962-3829409MXA 55ns 8Kx8 SRAM HM1E-65764N/883 CDIL28 600 MILs 5962-3829409MYC 55ns 8Kx8 SRAM HM4 -65764N/883 LCC32 5962-3829409MZA 55ns 8Kx8 SRAM HM1 -65764N/883 CDIL28 300 MILs 5962-3829411MXA 45ns 8Kx8 SRAM HM1E-65764M/883 CDIL28 600 MILs 5962-3829411MYC 45ns 8Kx8 SRAM HM4 -65764M/883 LCC32 5962-3829411MZA 45ns 8Kx8 SRAM HM1 -65764M/883 CDIL28 300 MILs 5962-3829413MXA 35ns 8Kx8 SRAM


Original
PDF 2N5547JANTX 2N5547JANTXV 2N4856JAN 2N6660JANTX 2N4856JANTX 2N6660JANTXV 2N4856JANTXV 2N6661JAN 2N4857JAN 2N6661JANTX P-Channel Depletion-Mode MD80C31 JANTX2N4858 SI9110AK JANTX2N6661 5962-9089101MEA DG308ACJ equivalent MGM TRANSFORMER JANTX2N5114 67202FV
1995 - 8kx8 sram

Abstract:
Text: PROCESSOR 13 CE CE 13 A0-A12 8Kx8 SRAM WR OE WR 13 A0-A12 8Kx8 SRAM D0-D7 WR OE 8 CE A0-A12 8Kx8 SRAM D0-D7 WR OE D0-D7 8 8 RD 24 PMD0 , 8Kx8 SRAM D0-D7 CE 13 A0-A12 8Kx8 SRAM IOSEL RD CE 13 A0-A12 A0-A12 8Kx8 SRAM D0-D7 WR OE 8 8Kx8 SRAM D0-D7 WR OE 8 D0-D7 8 DMOE 16 16


Original
PDF ADSP-2100 14-bit 24-bit ADSP-2100A 74ALS30) 74F244A. 74F244A 8kx8 sram 74AHCT521 nand 12 inputs PMD70 CY7C185 74ALS30 A0-A12, one data pin sram
8kx8 sram

Abstract:
Text: Display control Keypad & switch scan DSP ASIC CODEC 1 Mb ARAM (3-16) Synthesis Device One 8Kx8 SRAM , interface DSP ASIC CODEC 1 Mb ARAM (3-16) One 8Kx8 SRAM to be supplied by the customer 6005 Fully , Call Progress processing HOST programmable interface DSP ASIC CODEC 1 Mb ARAM (3 One 8Kx8 SRAM to be


OCR Scan
PDF -19-Q\ DSPG6000 DSPG6000 F06000-1 8kx8 sram voice recording chip DSP GROUP DTMF telephone RS-470 telephone speech processor keypad and dtmf Voice recording dtmf
8Kx8 eprom

Abstract:
Text: 64KX8 EPROM 8KX8 EEPROM 32KX8 FLASH 8KX8 SRAM 32KX8 SRAM 8KX8 EEPROM 32KX8 EEPROM 8KX8 EPROM , 8KX8 SRAM 8KX8 EPROM 32KX8 SRAM o o X X o o X X o o o X X X X o X X X X o X X , VERSAPAC CMOS MEMORY FAMILY SRAM / EPROM/ /EEPROM / FLASH SRAM / EEPROM / FLASH EPROM , memory modules consist of SRAM , ERO M , EEPEORM or Flash EEPROM devices in ceramic LC C packages (Flash , VERSAPAC series is the ability to mix combinations of SRAM , EPRO M , EEPROM or Flash EEPROM s ^ on the


OCR Scan
PDF 66-pin90ns 32Kx8 128Kx8 128Kx8 250ns 300ns DP14314180V-C 8Kx8 eprom 8KX8 EPROM128KX8
1996 - TRANSISTOR B737

Abstract:
Text: 5962­3829417MYC 5962­3829417MZA Description 55 ns 8Kx8 SRAM 55 ns 8Kx8 SRAM 55 ns 8Kx8 SRAM 45 ns 8Kx8 SRAM 45 ns 8Kx8 SRAM 45 ns 8Kx8 SRAM 35 ns 8Kx8 SRAM 35 ns 8Kx8 SRAM 35 ns 8Kx8 SRAM 25 ns 8Kx8 SRAM 25 ns 8Kx8 SRAM 25 ns 8Kx8 SRAM 20 ns 8Kx8 SRAM 20 ns 8Kx8 SRAM 20 ns 8Kx8 SRAM TEMIC P/N HM1E­65764N/883 , 45 ns 128Kx8 SRAM 45 ns 128Kx8 SRAM 35 ns 128Kx8 SRAM 35 ns 128Kx8 SRAM 25 ns 128Kx8 SRAM 25 ns 128Kx8 SRAM 45 ns 128Kx8 SRAM 45 ns 128Kx8 SRAM 35 ns 128Kx8 SRAM 35 ns 128Kx8 SRAM 25 ns 128Kx8 SRAM 25


Original
PDF
sram 8kx8 memory map

Abstract:
Text: . Microcomputer 80C31 Based, CMOS 8K or 32Kx8 EPROM plus 8Kx8 SRAM The EDH 607C31 pPAK family from EDI Is the , , CMOS microcontroller architecture from Intel. The module incorporates an 80C31, an 8Kx8 or32Kx8 EPROM, an 8Kx8 SRAM and a Logic Control Unit; the chips are packaged in chip carriers and mounted on a40 pin , 697C31,32Kx8 EPROM • Data Storage, 8Kx8 SRAM Open System Architecture • Allows Additional , Memory Freq. Temp. Part No. EPROM SRAM MHz Pkg. Range EDH 687C31-8PC 8Kx8 8Kx8 3.5-8 P Commercial


OCR Scan
PDF 607G31 80C31 32Kx8 607C31 80C31, or32Kx8 sram 8kx8 memory map 80C31 Development Board 80C31 instruction set F800H MCS-51 Ram 64k 8kX8 UPAK
sram 8kx8 memory map

Abstract:
Text: . Microcomputer 80C31 Based, CMOS 8Kx8 EEPROM plus 8Kx8 SRAM The EDH 685C31 pPAK from EDI is a new series of high , architecture from Intel. The module incorporates an 80C31, an 8Kx8 EEPROM, an 8Kx8 SRAM and a Logic Control , -51 Architecture · Speeds of 3.5-8 MHz or 3.5-12 MHz Memory · Program Storage, 8Kx8 EEPROM ·1 ms Byte Erase/Write ·104 Erase/Write Cycles per Byte · Data Storage, 8Kx8 SRAM Open System Architecture · Allows Additional , decodes the addresses in order to select the EEPROM or the SRAM . The selection is controlled by either


OCR Scan
PDF 685C31 80C31 685C31 80C31, on85C31-8CMHR 685C31-12CMHR sram 8kx8 memory map static ram 8KX8 UPAK
8kx8 eprom pin diagram

Abstract:
Text: 8K or 32Kx8 EPROM plus 8Kx8 SRAM The EDH 607C31 hPAK family from EDI Is the first in a series of , microcontroller architecture from Intel. The module incorporates an 80C31, an 8Kx8 or32Kx8 EPROM, an 8Kx8 SRAM and , 3.5-8 MHz or 3.5-12 MHz Memory • Program Storage EDH 687C31, 8Kx8 EPROM EDH 697C31,32Kx8 EPROM • Data Storage, 8Kx8 SRAM Open System Architecture • Allows Additional Peripherals • Allows , select the EPROM orthe SRAM . The selection is controlled by either signals ALE, PSEN, RD or a combination


OCR Scan
PDF 3S3011M 607C31 80C31 32Kx8 607C31 80C31, or32Kx8 8kx8 eprom pin diagram XTAL 12MH 8kx8 sram F800H INTEL 24 PIN CERAMIC DUAL-IN-LINE PACKAGE MCS-51 static ram 8KX8
8kx8 eprom pin diagram

Abstract:
Text: 8Kx8 SRAM 11* Aft ^ , .5-12 MHz Memory · Program Sto?age EDH 687C31, &Kx8 EPROM EDH 697C31, 32Kx8 EPROM · Data Storage, 8Kx8 SRAM , microcontroller architecture from Intel. The module incorporates an 80C31, an 8Kx8 or32Kx8 EPROM, an 8Kx8 SRAM and , operating Under normal operations, the logic decodes the addresses in order to select the EPROM or the SRAM , is organized as 8Kx8 or 32Kx8. The Static CMOS RAM is organized as 8Kx8 . Power Down Register In


OCR Scan
PDF 80C31 32Kx8 MCS-51 687C31, 697C31, 607C31 8kx8 eprom pin diagram sram 8kx8 memory map 80c31 application MAX11213
80C31 instruction set

Abstract:
Text: 80C31 Based, CMOS 8Kx8 EEPROM plus 8Kx8 SRAM The EDH 685C31 ^PAK from EDI is a new series of high , architecture from Intel. The module incorporates an 80C31, an 8Kx8 EEPROM, an 8Kx8 SRAM and a Logic Control , -51 Architecture • Speeds of 3.5-8 MHz or 3.5-12 MHz Memory • Program Storage, 8Kx8 EEPROM •1ms Byte Erase/Write •104 Erase/Write Cycles per Byte • Data Storage, 8Kx8 SRAM Open System Architecture â , . EEPROM SRAM MHz Pkg. Range EDH 685C31 -8 PC 8Kx8 8Kx8 3.5-8 P Commercial EDH 685C31-12PC 8Kx8 8Kx8


OCR Scan
PDF 685C31 80C31 80C31, 685C31-8CMHR 685C31 -12CMH GU185RF 80C31 instruction set 80c31 application BOC31 F800H MCS-51
4kx8 sram

Abstract:
Text: 4Kx8 SRAM COMPATIBLE PINOUTS 8Kx8 SRAM 8Kx8 EPROM Ao NCC 1 28 □ Vcc Ncq 1 28 □ Vcc v„c 1 28 â , mmMQM OMiPÛfôGMTIM 4Kx8 4096 x 8-BIT STATIC RAM ■Fully Static Operation; No Clocks, Refresh or Latches ■EPROM Compatible JEDEC Standard Plnout ■2764 Compatible 28-Pin Package — Allows Easy Upgrade To 8K x 8 SRAM Without Jumpers ■Two Line Control, ÜE Controls Power-Down, ÖE Controls Output , 8Kx8 static RAMs and compatibility to the 2732 4Kx8 and 2764 8Kx8 EPROMs — without jumpers. The two


OCR Scan
PDF 28-Pin 768-bit 4kx8 sram SRAM 4KX8 8kx8 sram DOC11 4Kx8 bit 2732 8kx8 eprom pin diagram 2764 eprom PINOUT sram 8kx8 8kx8 RAM A12C
1997 - S1D13503F00A

Abstract:
Text: Interface · 8/16-bit SRAM interface configurations: 128K bytes using one 64Kx16 SRAMs. 128K bytes using two 64Kx8 SRAMs. 64K bytes using two 32Kx8 SRAMs. 40K bytes using one 8Kx8 and one 32Kx8 SRAM . 32K bytes using one 32Kx8 SRAM . 16K bytes using two 8Kx8 SRAMs. 8K bytes using one 8Kx8 SRAM . Display , minimum external logic. The Static RAM ( SRAM ) interface used for the display buffer is optimized for , Flat Panel SRAM QFP5-100-S2 (S1D13503F00A) QFP15-100-STD (S1D13503F01A) CONTACT YOUR


Original
PDF S1D13503 S1D13503 1024x1024. MC68000 8/16-bit X18A-C-002-03 S1D13503F00A S1D13503F01A Ram 64k 8kX8 S1D13502 QFP5-100-S2 QFP15-100-STD F01A digital panel display
Not Available

Abstract:
Text: ) OUT f- AD0-A D 7 To Latches And SRAM L-LATCH DO 00 D7 ASRO CK AO WRITEPROTECT • Q7 H-LATCH PowerFaH Control CC Lithium Cell A7 8Kx8 SRAM DO D.° D7 , D2 2 BiBEN' bq3487 Real-Time Clock Module With 8Kx8 RAM Features General Description , ► Programmable square wave output ► Additional 8K x 8 nonvolatile SRAM , accessed using RAM , ­ volatile SRAM . Ground Sept. 1990 \!Z 5-43 BENCHMARÖ MICROELEC 3bE D ■137flfln


OCR Scan
PDF bq3487 24-hour bq3387 137flfln bq3487_ BD-27
2kx8 sram

Abstract:
Text: SYMBOL 2Kx8 SRAM PIN CONFIGURATION 2Kx8 SRAM 4Kx8 SRAM COMPATIBLE PINOUTS 8Kx8 SRAM 8Kx8 EPROM Ao A


OCR Scan
PDF 24-Pin 384-bit 28-pin 2kx8 sram SRAM 4KX8 4kx8 sram 8Kx8 sram 8kx8 eprom pin diagram INTEL 2764 intel 2732 eprom 8Kx8 eprom SRAM 8KX8 C722
32kx8 sram

Abstract:
Text: for LCC Slots 1,2,3 & 4 1 - 2Kx8 SRAM 2 — 8Kx8 SRAM 3 - 32Kx8 SRAM 4 — 8Kx8 EEPROM 5 — 32Kx8 EEPROM 6 - 8Kx8 UVEPROM 7 — 32Kx8 UVEPROM 8 — 64Kx8 UVEPROM 9 — 128Kx8 UVEPROM A â , EEPROM, EPROM, Flash EPROM or SRAM • Can be configured as 8,16 or 32 bit words by the user â , (CoMeT) provides a vehicle for supplying memory modules which can be configured using SRAM , EPROM and/or , accommodates 32-pin LCC SRAM , EPROM, EEPROM and Flash EEPROM technologies and the configuration allows for


OCR Scan
PDF MIL-STD-883C BS9450 32-pin 32Kx8 64Kx8 128Kx8 32kx8 sram 2kx8 sram BS9450 CE5 chip comet cmt mme eprom
Not Available

Abstract:
Text: enable 8KX8 SRAM pin 4 (M CE) must be held in logic T condition. 30A014-13 REV. A © © ®  , DPS832V Dense-Pac Microsystems, Inc. ^ CMOS SRAM VERSAPAC MODULE DESCRIPTION: The DPS832V is a 66-pin Pin Grid Array (PGA) consisting of four 8K X 8 SRAM devices in ceramic LCC packages surface mounted on a co-fired c e ra m ic su b stra te w ith m a tc h in g th erm al coefficients. The LCCs are mounted in a rotary pattern resulting in the smallest possible module outline. The pins


OCR Scan
PDF DPS832V DPS832V 66-pin 128KX32 256KX32 30A014-13
1996 - CY27H010

Abstract:
Text: Pattern Circuit (optional) optional 32Kx8 SRAM Compression Expansion Processor (CEP) 8Kx8 PROM 8Kx8 SRAM A0-A16 Expansion Bus D0-D7 RDP A0-A16 D0-D7 OE ROMSEL CS Figure , SRAM . Usually, this transfer takes place during system bootup and is transpar ent to the user. Once in SRAM , code can be run much faster, usually with 0 wait states. The obvious tradeoffs for this added performance are the cost of the SRAM , board area, and design complexity. 1megabit (128Kx8


Original
PDF CY27H010 CY27H010-25 AD0-AD16
1995 - rockwell l39

Abstract:
Text: Compression Expansion Processor (CEP) 8Kx8 PROM 8Kx8 SRAM A0-A16 D0-D7 Expansion Bus RDP , performance bottleneck, designers typically download code from the slow PROM into a fast, yet expensive SRAM . Usually, this transfer takes place during system boot-up and is transparent to the user. Once in SRAM , performance are the cost of the SRAM , board area, and design complexity. The introduction of the fast , independent of the configuration (serial or parallel) or whether the CEP is being used. An additional SRAM is


Original
PDF CY27H010 rockwell l39
1995 - Not Available

Abstract:
Text: Expansion Processor (CEP) 32Kx8 SRAM 8Kx8 PROM 8Kx8 SRAM A0-A16 Expansion Bus D0-D7 RDP ROMSEL A0-A16 , , designers typically download code from the slow PROM into a fast, yet expensive SRAM . Usually, this transfer takes place during system boot-up and is transparent to the user. Once in SRAM , code can be run much , SRAM , board area, and design complexity. The introduction of the fast Cypress CY27H010 1 , (serial or parallel) or whether the CEP is being used. An additional SRAM is required to provide scratch


Original
PDF CY27H010
2764 eprom PINOUT

Abstract:
Text: (+5V) GND GROUND LOGIC SYMBOL 2Kx8 SRAM PIN CONFIGURATION 2Kx8 SRAM 4Kx8 SRAM COMPATIBLE PINOUTS 8Kx8 SRAM 8Kx8 EPROM Ao A, NC C *' 28 □ Vcc NCC 1 ^ 28 □ Vcc Vp„C 2fT □ Vcc Do â , ) OND GROUND LOGIC SYMBOL 4Kx8 PIN CONFIGURATION 4Kx8 SRAM COMPATIBLE PINOUTS 8Kx8 SRAM 8Kx8 EPROM , -Pin Package — Allows Easy Upgrade To 8K x 8 SRAM Without Jumpers ■Two Line Control, ÜE Controls , standard pinout allows easy upgrades to 8Kx8 static RAMs and compatibility to the 2732 4Kx8 and 2764 8Kx8


OCR Scan
PDF 24-Pin 384-bit 28-pin 2764s 2764 eprom PINOUT 4Kx8 sram ttl 2764 RAM 4kx8 sram 4Kx8 rom ttl INTEL 2764 EPROM INTEL 2764 4kx8 static ram ttl SRAM 4KX8 2Kx8 SRAM
intel 2732 eprom

Abstract:
Text: (+5V) GND GROUND LOGIC SYMBOL 2Kx8 SRAM PIN CONFIGURATION 2Kx8 SRAM 4Kx8 SRAM COMPATIBLE PINOUTS 8Kx8 SRAM 8Kx8 EPROM Ao A, NC C *' 28 □ Vcc NCC 1 ^ 28 □ Vcc Vp„C 2fT □ Vcc Do â , ) OND GROUND LOGIC SYMBOL 4Kx8 PIN CONFIGURATION 4Kx8 SRAM COMPATIBLE PINOUTS 8Kx8 SRAM 8Kx8 EPROM , -Pin Package — Allows Easy Upgrade To 8K x 8 SRAM Without Jumpers ■Two Line Control, ÜE Controls , standard pinout allows easy upgrades to 8Kx8 static RAMs and compatibility to the 2732 4Kx8 and 2764 8Kx8


OCR Scan
PDF 24-Pin 384-bit 28-pin The2732s 2732s. 2732s intel 2732 eprom intel 2732 2732 eprom pin diagram of ic 2732 IC 2732 pin diagram of ic 2764 eprom 2732 ram 2732 4Kx8 rom ttl 2kx8 sram
FM1608

Abstract:
Text: , and vibration Resistant to negative voltage undershoots SRAM & EEPROM Compatible • JEDEC 8Kx8 SRAM , complexities of battery-backed SRAM . Its fast write and high write endurance make it superior to other types of


OCR Scan
PDF FM1608 FM1608 FM1608-120-P FM1608-120-S
ZILOG SIO

Abstract:
Text: and A13/A14 are unused in an 8Kx8 ). J5 determines the SRAM size. The Evaluation Kit is shipped with J5's pin 1 shunted to pin 2 ( 8Kx8 SRAM ) . J6 is an 8 pin header that allows selection between two , J5 SRAM SIZE SELECT( 8Kx8 SRAM ) 1 TO 2 J6 S10 BAUD RATE SOURCE 9 TO 11 J7 MAX 32 INPUT SELECT 3 TO 5 , an 8Kx8 or a 32Kx8 SRAM . Addithional RAM may be implemented on a target board by using the /CS1 chip , -0703 APPENDIX 1 FIGURE 1 ADDRESS MAP FFFFh AOOOh 9FFFh 8000h s 7FFFh 2000h iFFFh 0000h 8Kx8 SRAM J5


OCR Scan
PDF Z84C15 UM016001-0703 Z84C1500ZC0 Z84C15. CLK/TR81 CLK/TA82 CIK/TR83 z84c15ap 96c0184-001 ZILOG SIO z80 sio rs232 circuit diagram moving message for z80 y eprom 27 evolution of zilog microprocessor ASM800 zilog CROSS z84c15 circuit diagram moving message for z80 MAX232 ASM80K
MH12210

Abstract:
Text: ple MC146818A plus external 8Kx8 SRAM design (Figure 5, Table 6) Exam ple DS1287 plus external 8Kx8 , Typical RTC PC Hookups Figure 5. MC146818A w/External SRAM EISA or MCA Example Oct. 1993 7/12 5-289 , bq3287 Table 6. MC146818A w/ External SRAM Parts List (Figure 5) Item 1 2 3 4 5 _ , 39K MC146818A 4069 8Kx8 SRAM-LP DT-26 1 1 _ 6 7 a 4 1 1 1 1 4 1 1 1 1 1 1 1 1 L 9 10 , ) Item 1 2 ' 3 4 5 N otes: Quantity 1 1 1 1 1 ! Reference BT1 R1 U1 U2 Y1 Part Li cell 10K bq4285 8Kx8


OCR Scan
PDF MC146818A bq3285 bq3287/A E1340146. bq3285/87/87A bq4285 DT-26 DT-26 BR1225 38-39m MH12210 panasonic mh12210 mh12210 Lithium Battery MH12542 BQ3287AMT 2NN3906 battery 3.6v 60mAh panasonic br1225 MH12210 panasonic
HC6364

Abstract:
Text: Free OTHER · Similar Characteristics to HC6364 - 8Kx8 SRAM · Typical 28 ns Access Time · Low Power


OCR Scan
PDF HC6464 1x101 1x109 HC6364 Honeywell sram 8Kx8 IH00
Supplyframe Tracking Pixel