The Datasheet Archive

Top Results (6)

Part Manufacturer Description Datasheet Download Buy Part
SN74LS138DE4 Texas Instruments LS SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16, GREEN, PLASTIC, MS-012AC, SOIC-16
SN74LS138NSRG4 Texas Instruments 3-line to 8-line decoder / demultiplexer 16-SO 0 to 70
SN74LS138DG4 Texas Instruments 3-line to 8-line decoder / demultiplexer 16-SOIC 0 to 70
SN74LS138N-10 Texas Instruments LS SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDIP16
SN74LS138DR Texas Instruments 3-line to 8-line decoder / demultiplexer 16-SOIC 0 to 70
SN74LS138N-00 Texas Instruments LS SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDIP16

74LS138 DATASHEET Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
pin diagram of ic 74ls138

Abstract: 74LS138 pin configuration ic 74ls138 74LS138 pin diagram 74ls138 function 74LS138 LOGIC OF 74LS138 74LS138 3 to 8 decoder Pin pin for 74LS138 74ls138 3-8
Text: Signetics 74LS138 , S138 Decoders/Demultiplexers 1-Of-8 Decoder/Demultiplexer Product , expansion · Ideal for memory chip select decoding · Direct replacement for Intel 3205 TYPE 74LS138 74S138 , Decoders/Demultiplexers 74LS138 , S138 LOGIC DIAGRAM *2 A1 *© *1 *2 63 LD01M0S ( ) - Pin number , 5-231 Signetics Logic Products Product Specification Decoders/Demultiplexers 74LS138 , S138 , recommended operating free-air temperature range unless otherwise noted.) 74LS138 PARAMETER Min V OH


OCR Scan
PDF 74LS138, 74LS138 74S138 N74S13BN, N74LS138N N74LS138D, N74S138D 1N916, 1N3064, 500ns pin diagram of ic 74ls138 74LS138 pin configuration ic 74ls138 74LS138 pin diagram 74ls138 function LOGIC OF 74LS138 74LS138 3 to 8 decoder Pin pin for 74LS138 74ls138 3-8
CI 74LS138

Abstract: 74LS138 pin configuration TTL 74ls138 74ls138 function 74 LS 138 DECODER intel 3205 74ls138 74l5138 of 74LS138 3 to 8 decoder 74ls138 configuration
Text: HIGH or active LOW state. 74LS138 , S138 Decoders/Demultiplexers 1-Of-8 Decoder/Demultiplexer Product , DIAGRAM 74LS138 , S138 *2 A, AO Ë, 12 EJ LD01MOS ( ) « Pin number Vcc ~ P«n 16 GND - Pin 6 5 , 74LS138 , S138 ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted , unless o therwise noted.) PARAMETER TEST CONDITIONS1 74LS138 74S138 UNIT Min Typ2 Max Min , Specification Decoders/Demultiplexers AC WAVEFORMS 74LS138 , S138 jfz y:_ t»«phl«j l-'plh-j Win \vM n


OCR Scan
PDF -of-32 1N916, 1N3064, 500ns CI 74LS138 74LS138 pin configuration TTL 74ls138 74ls138 function 74 LS 138 DECODER intel 3205 74ls138 74l5138 of 74LS138 3 to 8 decoder 74ls138 configuration
FUNCTIONAL APPLICATION OF 74LS138

Abstract: 74LS138 3 to 8 decoder Pin of 74LS138 3 to 8 decoder 74LS138 3 to 8 decoder notes 74LS138 pin diagram 74ls138 function 74LS138 pin for 74LS138 LOGIC DESCRIPTION OF 74LS138 74LS138 application note
Text: Am25LS138 • Am54LS/ 74LS138 3-Line To 8-Line Decoder/Demultiplexer DISTINCTIVE , inputs. The Am54LS/ 74LS138 is a standard performance version of the Am25LS138. See appropriate , 3-30 This Material Copyrighted By Its Respective Manufacturer Am25 LS/54 LS/ 74LS138 ELECTRICAL , . (Note 4) 2.0 6.3 ELECTRICAL CHARACTERISTICS Am54LS/ 74LS138 The Following Conditions Apply Unless , Respective Manufacturer Am25 LS/54 LS/ 74LS138 SWITCHING CHARACTERISTICS (TA = +25°C, Vcc = 5.0V) _


OCR Scan
PDF Am25LS138 Am54LS/74LS138 Am25LS MIL-STD-883 LS/54 LS/74LS138 FUNCTIONAL APPLICATION OF 74LS138 74LS138 3 to 8 decoder Pin of 74LS138 3 to 8 decoder 74LS138 3 to 8 decoder notes 74LS138 pin diagram 74ls138 function 74LS138 pin for 74LS138 LOGIC DESCRIPTION OF 74LS138 74LS138 application note
LOGIC OF 74LS138

Abstract: 74LS138 3 to 8 decoder notes 74LS138 pin configuration 74LS138 pin for 74LS138 74LS138 3 to 8 decoder Pin 74LS138 3 to pin configuration
Text: Signetics 74LS138 , S138 Decoders/Demultiplexers 1-Of-8 Decoder/Demultiplexer Product , expansion · Ideal for memory chip select decoding · Direct replacement for Intel 3205 TYPE 74LS138 74S138 , Decoders/Demultiplexers 74LS138 , S138 LOGIC DIAGRAM A2 A0 Ei E2 E3 L C O IS fe O S ( } = Pin , Decoders/Demultiplexers 74LS138 , S138 ABSOLUTE MAXIMUM RATINGS PARAMETER Vcc V|N l|N VOUT Ta Supply , otherwise noted.) 74LS138 Min Typ2 3.4 0.35 0.25 0.5 0.4 -1 .5 V, = 5.5V -1 .2 1.0 0.1 20 -0 .4 -2 -2 0 6.3


OCR Scan
PDF 74LS138, 74LS138 74S138 N74S138N, N74LS138N N74LS138D, N74S138D 1N916, 1N3064, 500ns LOGIC OF 74LS138 74LS138 3 to 8 decoder notes 74LS138 pin configuration pin for 74LS138 74LS138 3 to 8 decoder Pin 74LS138 3 to pin configuration
LOGIC OF 74LS138

Abstract: pin for 74LS138 74LS138 3 to 8 decoder notes 74LS138 74LS138 pins 74l5138 of 74LS138 3 to 8 decoder TTL 74ls138 74ls138 function 74LS138 3 to 8 decoder Pin
Text: Signetics 74LS138 , S138 Decoders/Demultiplexers 1-Of-8 Decoder/Demultiplexer Product , state. TYPE TYPICAL PROPAGATION DELAY TYPICAL SUPPLY CURRENT (TOTAL) 74LS138 20ns 6.3mA 74S138 7ns , Decoders/Demultiplexers 74LS138 , S138 LOGIC DIAGRAM a2 a, aq e, e2 e3 LD01Í ( ) = Pin number Vcc - P 74LS138 , S138 ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range , /Demultiplexers 74LS138 , S138 AC WAVEFORMS V.N \iV»« r*'PHL"j U'PLH-j VOUT l-»PHL-| i-'PLH—j VOUT \V


OCR Scan
PDF 74LS138, 1-of-32 1N916, 1N3064, 500ns LOGIC OF 74LS138 pin for 74LS138 74LS138 3 to 8 decoder notes 74LS138 74LS138 pins 74l5138 of 74LS138 3 to 8 decoder TTL 74ls138 74ls138 function 74LS138 3 to 8 decoder Pin
1999 - 74LS138 pins

Abstract: 02830
Text: equivalent to the 74LS138 . All inputs are protected from damage due to static discharge by diodes to VCC and , Contents General Description Features Datasheet Availability, Models, Samples & Pricing General , can drive 10 low power Schottky TTL equivalent loads and are functionally and pin equiv to the 74LS138 , maximum Fanout of 10 LS-TTL loads Datasheet Receive datasheet via E-mail or download now ; use Adobe


Original
PDF MM74HCT138 MM74HCT138M MM74HCT138SJX MM74HCT138SJ MM74HCT138MTC MM74HCT138MTCX MM74HCT138N 74LS138 pins 02830
1998 - block diagram of 74LS138 3 to 8 decoder

Abstract: 74LS138 3 to 8 decoder notes 12C508 74LS138 DATASHEET block diagram of 74LS138 1 line to 16 line 74LS138 application note PIC12C508 of 74LS138 3 to 8 decoder 74LS138 pin diagram 74LS138 data sheet
Text: TSL230 and a 74LS138 3 line to 8 line decoder tied to some LED's, we can construct a UV monitor. This , pins to a 74LS138 to display the suggesed SPF on the 8 LED's. Block Diagram: Display TSL230 , battery 16 6 7 9 10 11 12 13 14 15 74LS138 3 +5 1 7 +5 2


Original
PDF PIC12C508. PIC12C508 TSL230 74LS138 DS40160A/5 016-page NJM78L05A 74LS138 block diagram of 74LS138 3 to 8 decoder 74LS138 3 to 8 decoder notes 12C508 74LS138 DATASHEET block diagram of 74LS138 1 line to 16 line application note PIC12C508 of 74LS138 3 to 8 decoder 74LS138 pin diagram 74LS138 data sheet
74ls138 truth table

Abstract: 74LS138 74 LS 138 DECODER connection for 74LS138 74ls138 demultiplexer demultiplexer 3 to 8 truth table 74LS138 3 to 8 decoder Pin LS138 LOGIC OF 74LS138 of 74LS138 3 to 8 decoder
Text: (g) MOTOROLA 1-0F-8 DECODER/ DEMULTIPLEXER The LSTTL/MSI SN54/ 74LS138 is a high speed 1-of-8 Decoder/ Demultiplexer. This device is ideally suited for high speed bipolar memory chip select address , Effects SN54/ 74LS138 1-0F-8 DECODER/ DEMULTIPLEXER LOW POWER SCHOTTKY ranimniinfmninm VCC Oo , AND LS TTL DATA SN54/ 74LS138 FUNCTIONAL DESCRIPTION The LS138 is a high speed 1-of-8 Decoder , Figure a 031 FAST AND LS TTL DATA 5-131 SN54/ 74LS138 GUARANTEED OPERATING RANGES S ym bol V


OCR Scan
PDF SN54/74LS138 1-of-24 LS138 1-of-32 LS138s SN54/74LS138 74ls138 truth table 74LS138 74 LS 138 DECODER connection for 74LS138 74ls138 demultiplexer demultiplexer 3 to 8 truth table 74LS138 3 to 8 decoder Pin LOGIC OF 74LS138 of 74LS138 3 to 8 decoder
1996 - 74LS138

Abstract: 74LS138 3 to 8 decoder Pin 74LS138 pin diagram ls138 74LS138 3 to 8 decoder notes pin for 74LS138 TTL 74ls138 Truth table of 1 to 16 demultiplexer of 74LS138 3 to 8 decoder 74ls138 truth table
Text: SN54/ 74LS138 1-OF-8 DECODER/ DEMULTIPLEXER The LSTTL / MSI SN54 / 74LS138 is a high speed 1-of-8 Decoder / Demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel expansion to a 1-of-24 decoder using just three LS138 , O3 14 O2 15 O1 O0 FAST AND LS TTL DATA 5-1 SN54/ 74LS138 FUNCTIONAL , a FAST AND LS TTL DATA 5-2 SN54/ 74LS138 GUARANTEED OPERATING RANGES Symbol Parameter


Original
PDF SN54/74LS138 74LS138 1-of-24 LS138 1-of-32 LS138s 74LS138 3 to 8 decoder Pin 74LS138 pin diagram 74LS138 3 to 8 decoder notes pin for 74LS138 TTL 74ls138 Truth table of 1 to 16 demultiplexer of 74LS138 3 to 8 decoder 74ls138 truth table
M02S7S7

Abstract: No abstract text available
Text: GD54/ 74LS138 3-TO-8-LINE DECODERS/DEMULTIPLEXERS Feature Pin Configuration • Designed Specifically for High Speed Memory Decoders and Data Transmission Systems • Incorporate 3 Enable Inputs to Simplify Cascading AND/OR Data Reception • Schottky Clamped for High Performance DATA OUTPUTS Vcc , . ~ 6 5 ° C to 1 5 0 ° C 2-78 M02S7S7 00DM2E3 03G GD54/ 74LS138 Application Example , 2-79 405Û757 0004224 T77 ■GD54/ 74LS138 Switching Characteristics, Vcc = 5V , T a = 25Â


OCR Scan
PDF GD54/74LS138 Q004225 M02S7S7
1987 - intel 8085 microprocessor

Abstract: 8085 memory organization 8085 microprocessor 74LS373 Decoder latch used for 8085 8085 clock circuit ic 74ls138 8085 hardware reset 8085 microprocessor application 74LS138 decoder
Text: a 74LS138 decoder and a 74LS373 transparent latch. The 74LS138 is used to generate individual Chip , from the 74LS138 decoder. The display system can be shortened by removing HDSP-211X displays from the , Character Interface to 6808 Microprocessor 2 74LS04 74LS138 DECODER G-1 G-2A G-2B Y4 C Y5 B Y6 A Y7 11 10 9 , the addition of a 74LS138 decoder. The 74LS138 is used to generate individual Chip Enables for each of , 6 11 10 9 7 74LS138 DECODER A B C Y4 G-2B Y5 G-2A Y6 G-1 Y7 74LS273 LATCH 1Q 2Q 3Q 4Q 5Q 6Q 7Q 8Q 2


Original
PDF HDSP-211X HDSP-211X, intel 8085 microprocessor 8085 memory organization 8085 microprocessor 74LS373 Decoder latch used for 8085 8085 clock circuit ic 74ls138 8085 hardware reset 8085 microprocessor application 74LS138 decoder
Not Available

Abstract: No abstract text available
Text: GD54/ 74LS138 3-TO-8-LINE DECODERS/DEMULTIPLEXERS Feature Pin Configuration • • • Designed Specifically for High Speed Memory Decoders and Data Transmission Systems Incorporate 3 Enable Inputs to Simplify Cascading AND/OR Data Reception Schottky Clamped for High Performance DATA O , . - 6 5 ° C to 1 5 0 ° C 4 -9 8 GD54/ 74LS138 Application Example 4-LINE TO 16 , shorted at a tim e, and duration should n ot e xcee d o ne second. 4-9 9 GD54/ 74LS138 Switching


OCR Scan
PDF GD54/74LS138
2006 - 8085 microprocessor

Abstract: intel 8085 microprocessor IC 74ls138 8085 memory organization 74LS373 Decoder 8085 microprocessor Datasheet 8085 microprocesor ic 74ls138 information intel 8085 interfacing of ram with 8085
Text: addition of a 74LS138 decoder and a 74LS373 transparent latch. The 74LS138 is used to generate individual , 8 7 4 3 11 4 6 4 5 3 2 1 D6 D5 D4 D3 D2 D1 74LS04 2 74LS138 , be connected to an unused output from the 74LS138 decoder. The display system can be shortened by , Interface 8085 UDCLOAD Subroutine Temporary Storage The 74LS138 is used to generate individual Chip , addition of a 74LS138 decoder. Figure 2 shows how the six lower order microprocessor address lines are


Original
PDF HDSP-211x HDSP-211x, HDSP-211x 5988-5632EN 8085 microprocessor intel 8085 microprocessor IC 74ls138 8085 memory organization 74LS373 Decoder 8085 microprocessor Datasheet 8085 microprocesor ic 74ls138 information intel 8085 interfacing of ram with 8085
block diagram of 74LS138 3 to 8 decoder

Abstract: block diagram of 74LS138 1 line to 16 line TTL 74ls138 74LS138 74LS138 3 to 8 74LS138 application note 74LS138 pin configuration 74LS138 3 to 8 decoder Pin of 74LS138 3 to 8 decoder 74ls138 3-8
Text: GD54/ 74LS138 3-TO-8-LINE DECODERS/DEMULTIPLEXERS Feature • Designed Specifically for High Speed Memory Decoders and Data Transmission Systems • Incorporate 3 Enable Inputs to Simplify Cascading AND/OR Data Reception • Schottky Clamped for High Performance Description This , to 150°C 4-98 This Material Copyrighted By Its Respective Manufacturer GD54/ 74LS138 Application , . 4-99 This Material Copyrighted By Its Respective Manufacturer GD54/ 74LS138 Switching Characteristics


OCR Scan
PDF GD54/74LS138 block diagram of 74LS138 3 to 8 decoder block diagram of 74LS138 1 line to 16 line TTL 74ls138 74LS138 74LS138 3 to 8 74LS138 application note 74LS138 pin configuration 74LS138 3 to 8 decoder Pin of 74LS138 3 to 8 decoder 74ls138 3-8
1996 - 74LS00

Abstract: 74LS00 TTL TTL 74ls00 3 to 8 line decoder using 8051 8051s microcontroller 8051s interfaces 74LS138 DATASHEET WR1100 74LS00 DATA HCTL1100
Text: such chip is the 74LS138 3-to-8 decoder which is capable of handling four HCTL-1100s. Read , \ CS CHIP3\ OE CHIP4\ CS CHIP4\ 74LS138 10 9 8 74LS00 RESET 1 µF TO 8051 BUS 10 32 7 8 11 HCTL-1100 74LS00 74LS138 35 14 18 Vcc \ DENOTES AN ACTIVE LOW


Original
PDF HCTL-1100 M-015 HCTL-1100/8051 HCTL-1100 HCTL1100 HCTL1100. HCTL-1100s 74LS00 74LS00 TTL TTL 74ls00 3 to 8 line decoder using 8051 8051s microcontroller 8051s interfaces 74LS138 DATASHEET WR1100 74LS00 DATA
2014 - JM38510/01405BEA

Abstract: sn74ls138n LS138 texas M38510
Text: -1-260C-UNLIM 0 to 70 74LS138 SN74LS138NSR ACTIVE SO NS 16 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM 0 to 70 74LS138 SN74LS138NSRE4 ACTIVE SO NS 16 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM 0 to 70 74LS138 , -1-260C-UNLIM 0 to 70 74LS138 SN74LS138NSRG4 ACTIVE SO NS 16 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM 0 to 70 74LS138 SN74LS138NSRG4 ACTIVE SO NS 16


Original
PDF 25-Sep-2013 6005012A SNJ54LS 138FK 7600501EA SNJ54LS138J JM38510/01405BEA sn74ls138n LS138 texas M38510
2007 - 3 to 8 line decoder using 8051

Abstract: 74LS00 74LS00 DATA TTL 74ls00 74LS00 TTL 74LS138 DATASHEET HCTL-1100 74LS138 HCTL-1100 M-015 HCTL-1100s
Text: chip could be used. One such chip is the 74LS138 3-to-8 decoder which is capable of handling four , CHIP3\ OE CHIP4\ CS CHIP4\ 74LS138 10 9 8 74LS00 RESET 1 µF TO 8051 BUS 10 32 7 8 11 HCTL-1100 74LS00 74LS138 35 14 18 Vcc \ DENOTES AN ACTIVE LOW SIGNAL


Original
PDF HCTL-1100 M-015 HCTL-1100/8051 HCTL-1100 HCTL-1100. WR1100: CS1100 3 to 8 line decoder using 8051 74LS00 74LS00 DATA TTL 74ls00 74LS00 TTL 74LS138 DATASHEET 74LS138 HCTL-1100 M-015 HCTL-1100s
2013 - JM38510/01405BEA

Abstract: M38510
Text: SN74LS138N SN74LS138N 74LS138 74LS138 74LS138 74LS138 74LS138 74LS138 S138A S138A S138A SN74S138AN


Original
PDF 25-Sep-2013 6005012A SNJ54LS 138FK 7600501EA SNJ54LS138J 7600501FA JM38510/01405BEA M38510
Not Available

Abstract: No abstract text available
Text: Am25LS138 • Am54LS/ 74LS138 3-Line To 8-Line Decoder/Demultiplexer D IS T IN C T IV E C H A R A C T E R IS T IC S L O G IC D IA G R A M • Inverting and non-inverting enable inputs , mA 10 mA Max. Units Am54LS/ 74LS138 The Follow ing Conditions A p p ly Unless , to +5.0m/s DC Input Current 3-31 Am25LS/54LS/ 74LS138 SWITCHING C H A RA C TERISTIC S (TA = , H H H H H H H L Am25LS/54 LS/ 74LS138 APPLICATION G2B G2A H - H IG


OCR Scan
PDF Am25LS138 Am54LS/74LS138 54/74LS Am25LS/54 LS/74LS138
74LS138 3 to 8 decoder notes

Abstract: 74LS138 DATASHEET motorola 74ls138 TTL 74ls138 FUNCTIONAL APPLICATION OF 74LS138 74LS138 data sheet 74LS138 1 to 8 decoder notes 74LS138 application note LS138 Motorola 74ls138
Text: SN54/ 74LS138 1-OF-8 DECODER/ DEMULTIPLEXER The LSTTL / MSI SN54 / 74LS138 is a high speed 1-of-8 Decoder / Demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel expansion to a 1-of-24 decoder using just three LS138 , / 74LS138 FUNCTIONAL DESCRIPTION The LS138 is a high speed 1-of-8 Decoder/Demultiplexer fabricated with , O0 O31 Figure a FAST AND LS TTL DATA 5-231 SN54/ 74LS138 GUARANTEED OPERATING RANGES


Original
PDF SN54/74LS138 74LS138 1-of-24 LS138 1-of-32 LS138s 74LS138 3 to 8 decoder notes 74LS138 DATASHEET motorola 74ls138 TTL 74ls138 FUNCTIONAL APPLICATION OF 74LS138 74LS138 data sheet 74LS138 1 to 8 decoder notes 74LS138 application note LS138 Motorola
and gate 74LS138

Abstract: SP74HCT138N TTL 74ls138 LOGIC OF 74LS138 74LS138 pin configuration pin for 74LS138 74LS138 SP74HCT138J 74ls138 function 74ls138 PIN DIAGRAM
Text: SP74HCT138 m SPI DECODER/DEMULTIPLEXER FEATURES ■Designed for high performance memory decoders in microprocessor systems ■3 to 8 line decoders include 3 enable inputs ■Pin compatible with 74LS138 ■SPI CMOS technology ■Full TTL interface capability ■High noise immunity ■Low quiescent power dissipation GENERAL DESCRIPTION The SP74HCT138 is manufactured in the SPI CMOS , pin compatibility with the 74LS138 . Speeds are comparable to the low power Schottky device family


OCR Scan
PDF SP74HCT138 74LS138 SP74HCT138 74LS138. 20/iA and gate 74LS138 SP74HCT138N TTL 74ls138 LOGIC OF 74LS138 74LS138 pin configuration pin for 74LS138 74LS138 SP74HCT138J 74ls138 function 74ls138 PIN DIAGRAM
l381

Abstract: and gate 74LS138 74ls138 function 74LS138 pin for 74LS138 74LS138 pin diagram SP74SC138F SP74SC138N pin diagram demultiplexer 74LS138
Text: y SP74SC138 DECODER/DEMULTIPLEXER FEATURES ■Designed for high performance memory decoders in microprocessor systems ■3 to 8 line decoders include 3 enable inputs ■Pin compatible with 74LS138 ■SPI CMOS technology ■Full TTL interface capability ■High noise immunity ■Low quiescent power dissipation GENERAL DESCRIPTION The SP74SC138 is manufactured in the SPi CMOS process: a , pin compatibility with the 74LS138 . Speeds are comparable to the low power Schottky device family


OCR Scan
PDF SP74SC138 74LS138 SP74SC138 74LS138. 400//A l381 and gate 74LS138 74ls138 function 74LS138 pin for 74LS138 74LS138 pin diagram SP74SC138F SP74SC138N pin diagram demultiplexer 74LS138
pin diagram of ic 74ls138

Abstract: connection diagram of ic 74ls138 pin for 74LS138 74ls138 function SN54LS13B sn54ls138 ic 74ls138 74ls138 74S138A 74LS138 function table
Text: Performance SN 5 4 LS 1 38 , S N 54S 138 . . . J OR W PACKAG E SN 74LS138 , SN 74S138A . D OR N P A C K A G , -55 4 .5 2 0 .7 - 0 .4 4 125 0 NOM 5 M AX 5 .5 SN 74LS138 MIN 4 .7 5 2 0 .8 - 0 .4 8 70 NOM 5 M AX 5 , 0.1 20 - 0 .4 - 0 .2 -1 0 0 10 mA mA mA SN 74LS138 MIN TYP* M AX - 1.5 UNIT V V V mA 2 TTL Devices


OCR Scan
PDF SN54LS13B, SN54S138, SN74LS138, SN74S13BA 74LS138, 74S138A SN74S138A 54S138 74S138A pin diagram of ic 74ls138 connection diagram of ic 74ls138 pin for 74LS138 74ls138 function SN54LS13B sn54ls138 ic 74ls138 74ls138 74LS138 function table
1983 - 74LS138 decoder

Abstract: pin for 74LS138
Text: converters be updated simultaneously. The interface shown in Figure 12 uses a 74LS138 decoder to decode a set , common LDAC line to NC of D/A #4, and connect D1 of the 74LS138 to +5V. 12- AND 16-BIT MICROCOMPUTER , strobed by WR. WR A15 A4 Base Address Decoder CS WR LDAC NC NB NA A3 0 WR 74LS138 0 DAC811 (2) 0 0 0 , , Microprocessor-Compatible 12-Bit Digital-to-Analog Converter DEVICE STATUS: ACTIVE DATASHEET dac811.pdf (92 kb) PRICING


Original
PDF DAC811 12-BIT 74LS138 decoder pin for 74LS138
64LS138

Abstract: No abstract text available
Text: conditions SN 64LS138 SN 74LS138 MIN Supply voltage M AX M IN NOM MAX 4 .5 5 5.5 , - 1 .5 Vj|_ = M AX, V|j_ = M AX V c c = MAX, SN 74LS138 3.4 I| = - 1 8 mA V c c = M , 'PHL 'PHL UNIT SN 74LS138 MIN 32 ns 14 26 ns 13 38 ns SN 5 4S138 , S


OCR Scan
PDF 54S138, 64LS138
Supplyframe Tracking Pixel