The Datasheet Archive

Top Results (6)

Part Manufacturer Description Datasheet Download Buy Part
LTC2938CMS#TRPBF Linear Technology LTC2938 - Configurable 4-Supply Monitors with Watchdog Timer; Package: MSOP; Pins: 12; Temperature Range: 0°C to 70°C
LTC2939CMS#TRPBF Linear Technology LTC2939 - Configurable 6-Supply Monitors with Watchdog Timer; Package: MSOP; Pins: 16; Temperature Range: 0°C to 70°C
LTC2938HMS#TRPBF Linear Technology LTC2938 - Configurable 4-Supply Monitors with Watchdog Timer; Package: MSOP; Pins: 12; Temperature Range: -40°C to 125°C
LTC2939IMS#TRPBF Linear Technology LTC2939 - Configurable 6-Supply Monitors with Watchdog Timer; Package: MSOP; Pins: 16; Temperature Range: -40°C to 85°C
LTC2938HDE#PBF Linear Technology LTC2938 - Configurable 4-Supply Monitors with Watchdog Timer; Package: DFN; Pins: 12; Temperature Range: -40°C to 125°C
LTC2939HMS#PBF Linear Technology LTC2939 - Configurable 6-Supply Monitors with Watchdog Timer; Package: MSOP; Pins: 16; Temperature Range: -40°C to 125°C

7474 ic pin configuration Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
pin DIAGRAM OF IC 7474

Abstract: ic 7474 pin diagram 7474 ic pin configuration IC 7474 pin configuration pin IC 7474 logic ic 7474 pin diagram 74s74n pin configuration of 7474 ic ic 7474 IC 7474 flipflop
Text: delay time for reliable operation. T Y PE 7474 74L S 74A 74S 74 NOTE: T Y P IC A L f , AX 25M H z 33M H z 100M H z T Y P IC A L SU PP LY C U R R E N T (T O T A L ) 17m A 4m A 30m A For inform , and -0 .4 m A i|L PIN CONFIGURATION LOGIC SYMBOL LOGIC SYMBOL (IEEE/IEC) 4 10 Roi I X D ,[I C P ,|T Sd Æ ° i E Qi Ï 3 vcc Ü ] *02 HD 02 T T Ic p j 3- >CP, 2- k A Qj - 9 , Signetics 7474 , LS74A, S74 Flip-Flops Dual D-Type Flip-Flop Product Specification Logic


OCR Scan
PDF LS74A, 500ns 1N916, 1N3064, pin DIAGRAM OF IC 7474 ic 7474 pin diagram 7474 ic pin configuration IC 7474 pin configuration pin IC 7474 logic ic 7474 pin diagram 74s74n pin configuration of 7474 ic ic 7474 IC 7474 flipflop
2012 - 7474 14 PIN

Abstract: 7474 pin configuration 7474 7474 PIN DIAGRAM
Text: , Aeronautics & Aerospace  Harsh Environments Package and Pin Configuration DIL14 Q1 5 10 , The Leader in High Temperature Semiconductor Solutions CHT- 7474 DATASHEET Revision: 03.3 1-Oct-12 (Last Modified Date) High-Temperature, Dual D-Flip-Flop General Description Features The CHT- 7474 , on-going)  The CHT- 7474 can operate with supply voltages from 3.3 to 5V (±10%). Available in , 14 1 4 D1 1 Symbol 2 Rn1 Pin VDD Circuit core power supply terminal


Original
PDF CHT-7474 1-Oct-12 CDIL14) CSOIC16) DS-080211 7474 14 PIN 7474 pin configuration 7474 7474 PIN DIAGRAM
7474 D flip-flop circuit diagram

Abstract: 7474 D flip-flop 7474 LS 7474 ls 7474 74S74 74ls74a
Text: (h and -0.4m A l|L. PIN CONFIGURATION LOGIC SYMBOL LOGIC SYMBOL (IEEE/IEC) "D 1 OE D, OE , Signetjcs 7474 , LS74A, S74 Flip-Flops Dual D-Type Flip-Flop Product Specification Logic , clock-tooutput delay tim e for reliable operation. TYPE 7474 74LS74A 74S74 TYPICAL f MAX 25MHz 33MHz 100MHz , Logic Products Product Specification Flip-Flops 7474 , LS74A, S74 LOGIC DIAGRAM MODE , December 4, 1985 5-105 Signetics Logic Products Product Specification Flip-Flops 7474


OCR Scan
PDF LS74A, 1N916, 1N3064, 500ns 500ns 7474 D flip-flop circuit diagram 7474 D flip-flop 7474 LS 7474 ls 7474 74S74 74ls74a
TTL 7474

Abstract: 7474 pin out diagram 7474 D flip-flop circuit diagram 7474 D flip-flop 7474 pin diagram of 7474 74LS74A pin out configuration 7474 j-k flip flop 7474 pin configuration pin configuration of d flip flip 7474
Text: 74LS unit load (LSul) is 20jja l,H and -0.4mA l,L PIN CONFIGURATION LOGIC SYMBOL s», m jH'cc d , reliable operation. 7474 , LS74A, S74 Flip-Flops Dual D-Type Flip-Flop Product Specification TYPE TYPICAL f„AX TYPICAL SUPPLY CURRENT (TOTAL) 7474 25MHz 17mA 74LS74A 33MHz 4mA 74S74 100MHz 30mA NOTE: For , Products Product Specification Flip-Flops 7474 , LS74A, S74 LOGIC DIAGRAM MODE SELECT — FUNCTION , Signetics Logic Products Product Specification Flip-Flops 7474 , LS74A, S74 DC ELECTRICAL CHARACTERISTICS


OCR Scan
PDF LS74A, 1N916, 1N3064, 500ns TTL 7474 7474 pin out diagram 7474 D flip-flop circuit diagram 7474 D flip-flop 7474 pin diagram of 7474 74LS74A pin out configuration 7474 j-k flip flop 7474 pin configuration pin configuration of d flip flip 7474
7474 pin out diagram

Abstract: TTL 7474 7474 D flip-flop circuit diagram 74LS74A pin out configuration specifications 7474 7474 7474 ttl Flip-Flops 7474 7474 pin configuration 7474 D flip-flop
Text: .4 m A In. PIN CONFIGURATION LOGIC SYMBOL LOGIC SYMBOL (IEEE/IEC) *o i OE D iH cM J *oi , Signetics 7474 , LS74A, S74 Flip-Flops Dual D-Type Flip-Flop Product Specification Logic , . TYPE 7474 74LS74A 74S74 NOTE: TYPICAL fMAX 25MHz 33MHz 100MHz TYPICAL SUPPLY CURRENT (TOTAL , 7474 , LS74A, S74 LOGIC DIAGRAM MODE SELECT - FUNCTION TABLE INPUTS OPERATING MODE §D , Product Specification Flip-Flops 7474 , LS74A, S74 DC ELECTRICAL CHARACTERISTICS PARAMETER


OCR Scan
PDF LS74A, 500ns 500ns 1N916, 1N3064, 7474 pin out diagram TTL 7474 7474 D flip-flop circuit diagram 74LS74A pin out configuration specifications 7474 7474 7474 ttl Flip-Flops 7474 7474 pin configuration 7474 D flip-flop
TTL 7474

Abstract: 7474 pin configuration 7474 D flip-flop circuit diagram pin diagram of 7474 7474 7474 PIN DIAGRAM LS74A 8XC660 7474 D flip-flop 74574
Text: 74LS unit load (LSul) is 20jjA I!h and -0.4mA l,L. PIN CONFIGURATION LOGIC SYMBOL "oí n 33 vcc , reliable operation. INPUT AND OUTPUT LOADING AND FAN-OUT TABLE 7474 , LS74A, S74 Flip-Flops Dual D-Type Flip-Flop Product Specification TYPE TYPICAL fMAX TYPICAL SUPPLY CURRENT (TOTAL) 7474 25MHz 17mA 74LS74A , Specification Flip-Flops 7474 , LS74A, S74 LOGIC DIAGRAM MODE SELECT — FUNCTION TABLE OPERATING MODE , Product Specification Flip-Flops 7474 , LS74A, S74 ELECTRICAL CHARACTERISTICS (Over recommended operating


OCR Scan
PDF 1N916, 1N3064, 500ns TTL 7474 7474 pin configuration 7474 D flip-flop circuit diagram pin diagram of 7474 7474 7474 PIN DIAGRAM LS74A 8XC660 7474 D flip-flop 74574
2003 - 7474 14 PIN

Abstract: Am29BDD160GB
Text: generates data output voltages and tolerates data input voltages as determined by the voltage on the VIO pin , operation is complete by observing the RY/BY# pin , by reading the DQ7 (Data# Polling), or DQ6 (toggle , . True background erase can thus be achieved. The hardware RESET# pin terminates any operation in , not required for program or erase operations, although an acceleration pin is available if faster , ­53.43 0.00 ­ 74.74 ­5.67 ­ 74.74 ­14.00 ­ 74.74 ­22.34 ­ 74.74 ­30.67 ­ 74.74 ­37.06 ­ 74.74 ­49.18 ­ 74.74


Original
PDF Am29BDD160G 16-Bit/512 32-Bit) 7474 14 PIN Am29BDD160GB
2002 - 7474

Abstract: 98P03ABK
Text: generates data output voltages and tolerates data input voltages as determined by the voltage on the VIO pin , host system can detect whether a program or erase operation is complete by observing the RY/BY# pin , by , hardware RESET# pin terminates any operation in progress and resets the internal state machine to reading , acceleration pin is available if faster programming performance is required. The device is entirely command set , 0.00 ­ 74.74 ­5.67 ­ 74.74 ­14.00 ­ 74.74 ­22.34 ­ 74.74 ­30.67 ­ 74.74 ­37.06 ­ 74.74 ­49.18 ­ 74.74 ­55.47


Original
PDF Am29BDD160G 16-Bit/512 32-Bit) 7474 98P03ABK
2003 - 25091

Abstract: No abstract text available
Text: generates data output voltages and tolerates data input voltages as determined by the voltage on the VIO pin , complete by observing the RY/BY# pin , by reading the DQ7 (Data# Polling), or DQ6 (toggle) status bits , background erase can thus be achieved. The hardware RESET# pin terminates any operation in progress and , not required for program or erase operations, although an acceleration pin is available if faster , ­53.43 0.00 ­ 74.74 ­5.67 ­ 74.74 ­14.00 ­ 74.74 ­22.34 ­ 74.74 ­30.67 ­ 74.74 ­37.06 ­ 74.74 ­49.18 ­ 74.74


Original
PDF Am29BDD160G 16-Bit/512 32-Bit) 20anged 25091
2003 - am29f 512 K x 16-bit

Abstract: JC42
Text: voltage on the VIO pin - 1.65 V to 2.75 V compatible I/O signals SOFTWARE FEATURES Persistent , , although an acceleration pin is available if faster programming performance is required. The device is , host system can detect whether a program or erase operation is complete by observing the RY/BY# pin , . The hardware RESET# pin terminates any operation in progress and resets the internal state machine to , ­53.43 0.00 ­ 74.74 ­5.67 ­ 74.74 ­14.00 ­ 74.74 ­22.34 ­ 74.74 ­30.67 ­ 74.74 ­37.06 ­ 74.74


Original
PDF Am29BDD160G am29f 512 K x 16-bit JC42
2004 - Not Available

Abstract: No abstract text available
Text: and tolerates data input voltages as determined by the voltage on the VIO pin - 1.65 V to 2.75 V , observing the RY/BY# pin , by reading the DQ7 (Data# Polling), or DQ6 (toggle) status bits. After a program , background erase can thus be achieved. The hardware RESET# pin terminates any operation in progress and , not required for program or erase operations, although an acceleration pin is available if faster , ­53.43 0.00 ­ 74.74 ­5.67 ­ 74.74 ­14.00 ­ 74.74 ­22.34 ­ 74.74 ­30.67 ­ 74.74 ­37.06 ­ 74.74 ­49.18 ­ 74.74


Original
PDF Am29BDD160G
IC 7474

Abstract: 7474 ic 7474 ic specifications complementary npn-pnp power transistors 7474 ic chip DTN206 of 7474 ic Data Display 7474 complementary npn-pnp DTP206
Text: DIONICS INC. 65 RUSHMORE ST. WESTBURY. NY. t1590 516'997 . 7474 HIGH VOLTAGE SILICON NPN AND , MIN MAX MIN MAX UNITS Collector Breakdown BVCBO IC = 10^A I E=0 200 175 150 125 Volts Voltage Collector-Emitter, BVCEO IC = 1 MA 1B=0 200 175 150 125 Volts Breakdown Voltage Collector-Emitter, BVCE(sus)* IC = 10MA 1 B=0 200 175 150 125 Volts Breakdown Voltage Emitter Breakdown BVEBO 1B= 10mA 1C=0 5.0 5.0 5.0 5.0 Volts Voltage D.C. Current Gain hFE IC = 1MA VCE


OCR Scan
PDF t1590 DTN203 DTN204 DTP204 DTN205 DTP205 DTN206 DTP206 O-106 100MHZ IC 7474 7474 ic 7474 ic specifications complementary npn-pnp power transistors 7474 ic chip of 7474 ic Data Display 7474 complementary npn-pnp DTP206
ic 7474

Abstract: 7474 ic complementary npn-pnp power transistors DTN203 complementary npn-pnp of 7474 ic DTP206 DTP205 DTP204 DTP203
Text: DIONICS INC. 65 RUSHMORE ST. WESTBURY. NY. t1590 516'997 . 7474 HIGH VOLTAGE SILICON NPN AND , MIN MAX MIN MAX UNITS Collector Breakdown BVCBO IC = 10^A I E=0 200 175 150 125 Volts Voltage Collector-Emitter, BVCEO IC = 1 MA 1B=0 200 175 150 125 Volts Breakdown Voltage Collector-Emitter, BVCE(sus)* IC = 10MA 1 B=0 200 175 150 125 Volts Breakdown Voltage Emitter Breakdown BVEBO 1B= 10mA 1C=0 5.0 5.0 5.0 5.0 Volts Voltage D.C. Current Gain hFE IC = 1MA VCE


OCR Scan
PDF t1590 DTN203 DTN204 DTP204 DTN205 DTP205 DTN206 DTP206 O-106 100MHZ ic 7474 7474 ic complementary npn-pnp power transistors complementary npn-pnp of 7474 ic DTP206 DTP204 DTP203
1999 - 7474 D flip-flop

Abstract: 2-DIGIT 7-SEGMENT LED DISPLAY schematic diagram ICL7103A zestron reed relay 7474 for shift register 2N2007 shift register by using D flip-flop 7474 application notes 74121 7474 D flip-flop circuit diagram zestron 278
Text: anode pin of its respective 7 segment display. The position of the zero bit in the shaft register and , S 0.22µF 2N2007 10k #1 -15V #4 S STROBE ( PIN 18) 1/4 - 7406 2N3686 D D , OVER-RANGE OR UNDER-RANGE 7474 CLEAR PULSE (D5 · STROBE) 7474 CLOCK (D1 · STROBE) ICL7103A OPERATING , auto-ranging is necessary. 6 The 7474 D flip-flop controls the 3 1/2 - 4 1/2 digit mode of the ICL7103A , 7474 is clocked into the register. This occurs 900 counts after autozero begins (D1 strobe). The


Original
PDF ICL7103A/ICL8052A AN028 ICL7103A ICL8052A 7474 D flip-flop 2-DIGIT 7-SEGMENT LED DISPLAY schematic diagram zestron reed relay 7474 for shift register 2N2007 shift register by using D flip-flop 7474 application notes 74121 7474 D flip-flop circuit diagram zestron 278
2012 - Not Available

Abstract: No abstract text available
Text: -70 dBc 1.8GHz, PIN =+33dBm, CW1 -70 -65 dBc 0.9GHz, PIN =+35dBm, CW1 -72 55 45 55 55 0.9GHz, PIN =+35dBm, CW1 -65 dBc 1.8GHz, PIN =+33dBm, CW1 Switching Speed 0.3 s 10% to 90% RF and 90% to 10% RF, PIN =0dBm Control Current s A 50% to 90% RF and 50% to 90% RF, PIN =0dBm 0.9GHz, PIN =+35dBm, VCTRL =0V to 2.7V A 1.8GHz, PIN , to 85 °C Storage Temperature (TSTOR) -55 to 150 °C Maximum Input Power ( PIN


Original
PDF FMS2028 FMS2028 DS120621 FMS2028-000 FMS2028-000SQ FMS2028-000S3
2012 - 7474 truth table

Abstract: 7474 applications capacitor 1.8ghz 100pF 0402 gsm antenna switch
Text: 0.9GHz, PIN =+35dBm, CW1 1.8GHz, PIN =+33dBm, CW1 0.9GHz, PIN =+35dBm, CW1 1.8GHz, PIN =+33dBm, CW1 10% to 90% RF and 90% to 10% RF, PIN =0dBm 50% to 90% RF and 50% to 90% RF, PIN =0dBm 0.9GHz, PIN =+35dBm, VCTRL =0V to 2.7V 1.8GHz, PIN =0dBm, VCTRL =0V to 2.7V 0.01 0.01 12 1.3 Note: 1Measured , Input Power ( PIN ) Control Voltage (VCTRL) Operating Temperature (TOPER) Storage Temperature (TSTOR) -40 , Pitch (m) 94.6 S Description Pin Coordinates (m) 125.9, 121.4 100.2, 215.9 110.4, 310.5 90.5


Original
PDF FMS2028 FMS2028 DS120621 FMS2028-000 FMS2028-000SQ FMS2028-000S3 7474 truth table 7474 applications capacitor 1.8ghz 100pF 0402 gsm antenna switch
2001 - Multiplexer 74157 application

Abstract: 7474 D flip-flop circuit diagram circuit diagram of ddr ram 74157 RAM circuit diagram ELPIDA DDR manual 74157 pin diagram E0124N sdram controller ELPIDA SDRAM User Manual
Text: , since EDO DRAM and FPM DRAM are compatible DRAM that have packages with the same pin configuration , EDO , , it is recommended to use EDO RAM, which has the same package pin configuration and interface as those of FPM DRAM, instead of SDRAM, which has different package pin configuration and interface. If , be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V DD or GND with a resistor, if it is considered to have a possibility of being an output pin


Original
PDF E0124N10 M12394EJ2V2AN00) Multiplexer 74157 application 7474 D flip-flop circuit diagram circuit diagram of ddr ram 74157 RAM circuit diagram ELPIDA DDR manual 74157 pin diagram E0124N sdram controller ELPIDA SDRAM User Manual
melody chip

Abstract: 7474 PIN DIAGRAM pin diagram of 7474 pin diagram 7474 7474 chip the happy organ transistor organ c5481 SONG11 piezo modulator circuit diagram
Text: Pre-amplifier •9 PA1 PA2 PIN DESCRIPTION Symbol Description ENV Enveloped song effect can be adjusted by connecting external RC circuit to this pin . OSCI OSC2 A resistor is connected across these pins to adjust the , for normal operation. SL Change to the next song when a rising edge is applied to this pin . REP The melody will repeat or stop automatically if this pin is connected to Vqd or ^SS respectively. CE Chip , «IL - - 0.1 HA V|L = VSS ENV Pin Drive Current 'ENV 500 - - HA VENV = 0.8V Preamplifier Output Current


OCR Scan
PDF C5481 melody chip 7474 PIN DIAGRAM pin diagram of 7474 pin diagram 7474 7474 chip the happy organ transistor organ SONG11 piezo modulator circuit diagram
2008 - 7474 truth table

Abstract: CW-37 7474 applications MIL-HDBK-263
Text: Harmonic Level 0.9 GHz, Pin = +35 dBm, CW (2) 1.8 GHz, Pin = +33 dBm, CW (2) -100 -100 -80 -80 -70 -70 dBc dBc 3rd Harmonic Level 0.9 GHz, Pin = +35 dBm, CW (2) 1.8 GHz, Pin = , % RF and 90% to 10% RF, Pin = 0 dBm 50% control to 90% RF and 50% control to 90% RF, Pin = 0 dBm ­­ ­­ 0.3 µs ­­ ­­ 1 µs Vctrl = 0 / 2.7 V, Pin = 35 dBm, 0.9 GHz Vctrl = 0 / 2.7 V, Pin = 0 dBm, 1.8 GHz 0.01 0.01 12 1.3 40 10 µA µA Control Current Note 1


Original
PDF FMS2028 FMS2028 FMS2028-000-FF FMS2028-000-WP FMS2028-000-EB 7474 truth table CW-37 7474 applications MIL-HDBK-263
74573

Abstract: 74574 7486 XOR GATE 7486 full adder latch 74574 7408, 7404, 7486, 7432 7490 Decade Counter 74373 cmos dual s-r latch 2 bit magnitude comparator using 2 xor gates design a BCD counter using j-k flipflop
Text: 7404 7405 7406 7407 7408 7410 7411 7414 7420 7421 7427 7430 7432 7447 7448 7473 7474 , 74161 / 4014 / 4015 7474 / 74273 / 4013 / 40174 7493 / 74161 / 74163 / 74393 / 4029 74121 / 4098 , / 4070 / 4077 7474 / 74175 / 4013 / 40174 7483 7407 / 74240 / 74241 / 74244 / 74541 / 4050 / 4503 , / 4049 / 4069 7400 / 7403 / 74132 / 4093 / 40107 7420 7474 / 74175 / 74273 / 40174 74161 / 74164 , / 7403 / 74132 / 4011 / 4093 7474 / 74175 / 74273 / 4013 NAND Gates Device 7400 7403 7410 7420


Original
PDF
2010 - Z0107

Abstract: st z0107 Z0109yN z0103 Z0109SN OCT2001 ST Z0103 ST Z0109 Z0103NA Z0103M
Text: when driven directly through microcontrollers. October 2010 Doc ID 7474 Rev 9 1/11 , 07 Doc ID 7474 Rev 9 mA mA Z01 Characteristics Table 3. Static characteristics , 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 0 Doc ID 7474 Rev 9 25 50 , Tj = 25°C Doc ID 7474 Rev 9 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 , 3.0 Doc ID 7474 Rev 9 3.5 4.0 4.5 5.0 5/11 Ordering information 2 Z01


Original
PDF Z01xxA OT-223 Z01xxN Z0107 st z0107 Z0109yN z0103 Z0109SN OCT2001 ST Z0103 ST Z0109 Z0103NA Z0103M
1999 - ICL7103A

Abstract: zestron reed relay 2N2007 ICL7103 7474 D flip-flop application notes 74121 7474 D flip-flop circuit diagram 2-DIGIT 7-SEGMENT LED DISPLAY schematic diagram shift register by using D flip-flop 7474 74121 application as pulse generator
Text: anode pin of its respective 7 segment display. The position of the zero bit in the shaft register and , S 0.22µF 2N2007 10k #1 -15V #4 S STROBE ( PIN 18) 1/4 - 7406 2N3686 D D , OVER-RANGE OR UNDER-RANGE 7474 CLEAR PULSE (D5 · STROBE) 7474 CLOCK (D1 · STROBE) ICL7103A OPERATING , auto-ranging is necessary. 6 The 7474 D flip-flop controls the 3 1/2 - 4 1/2 digit mode of the ICL7103A , 7474 is clocked into the register. This occurs 900 counts after autozero begins (D1 strobe). The


Original
PDF ICL7103A/ICL8052A AN028 ICL7103A ICL8052A zestron reed relay 2N2007 ICL7103 7474 D flip-flop application notes 74121 7474 D flip-flop circuit diagram 2-DIGIT 7-SEGMENT LED DISPLAY schematic diagram shift register by using D flip-flop 7474 74121 application as pulse generator
2010 - Triacs

Abstract: z9m SOT223 Triac Z3M Triac Z9M st z3m Triac Z7M st z7m Z3M SOT223 Z9M y triac Z9M triac
Text: Doc ID 7474 Rev 10 1/12 www.st.com 12 Characteristics 1 Z01 Characteristics Table , VGT dV/dt (2) 09 3 I - II - III VD = 12 V, RL = 30 07 Doc ID 7474 Rev 10 mA , 7474 Rev 10 25 50 75 100 125 3/12 Characteristics Figure 3. Z01 On-state , 7474 Rev 10 tp (ms) 0.10 1.00 10.00 Z01 Characteristics Figure 9. On-state , Doc ID 7474 Rev 10 100 125 5/12 Ordering information scheme 2 Z01 Ordering


Original
PDF OT-223 Z01xxN Z01xxA Z01xxMUF Triacs z9m SOT223 Triac Z3M Triac Z9M st z3m Triac Z7M st z7m Z3M SOT223 Z9M y triac Z9M triac
Not Available

Abstract: No abstract text available
Text: ). 6V Analog Input ( Pin 1 0 ) . Vcc Reference Input ( Pin 1 1 , 50°C Note 1: All voltages are with respect to ground, Pins 4,5, 12, 13. Pin numbers refer to DIL , vr jo] C urrent l,[7 9] lo P h a s e [8 PACKAGE PIN FUNCTION PIN FUNCTION 1 N/C , U C 1717 -55 125 “C U C 3717 0 70 °C ELE C TR IC A L C H A R A C TER


OCR Scan
PDF UC1717 UC3717 5-1000mA 0-45V UC3717 UC3717S -r-001
ic 7483 BCD adder

Abstract: 9N01 ic 7483 full adder IC 7490 pin configuration function of ic 7490 9N03 TIC 8213 7401 ic configuration pin configuration of ic 7492 Fairchild 9311
Text: operation is perform ed on the negative going edge o f the clock pulse. LOG IC SY M B O L 4 10 3 11 LOG IC D IA G R A M 93176/54176, 74176 Pin nu m b ers are show n fo r D IP o n ly . CO , PHILIPS FAIRCHILD PIN FOR PIN REPLACEMENT 9N74, 7474 9390,7490 9391,7491 9375,7475 9N76, 7476 9393,7493 , divide-by-tw o and divide-by-five configuration , or in the bi-quinary mode. The 9 3 1 77/54177, 74177 can be , N T IF IC A T IO N T E M P E R A T U R E ^ D E V ^ E ^ PACKAGE RANGE TYPE TYPE PACKAGE CROSS


OCR Scan
PDF 93H183 93S41 93S42 93L24 93S62 93H87 8-20LENT 9N107, FJH101 FJH111 ic 7483 BCD adder 9N01 ic 7483 full adder IC 7490 pin configuration function of ic 7490 9N03 TIC 8213 7401 ic configuration pin configuration of ic 7492 Fairchild 9311
Supplyframe Tracking Pixel