The Datasheet Archive

Top Results (6)

Part Manufacturer Description Datasheet Download Buy Part
SN7402J-00 Texas Instruments TTL/H/L SERIES, QUAD 2-INPUT NOR GATE, CDIP14
SN7402N-00 Texas Instruments TTL/H/L SERIES, QUAD 2-INPUT NOR GATE, PDIP14
SN7402N-10 Texas Instruments TTL/H/L SERIES, QUAD 2-INPUT NOR GATE, PDIP14
SN7402J Texas Instruments IC TTL/H/L SERIES, QUAD 2-INPUT NOR GATE, CDIP14, Gate
SN7402N8 Texas Instruments TTL/H/L SERIES, QUAD 2-INPUT NOR GATE, PDIP14, ROHS COMPLIANT, PLASTIC, MS-001-AA, DIP-14
PCI7402ZHK Texas Instruments Integrated FlashMedia controller, IEEE 1394 open HCI controller 216-BGA MICROSTAR 0 to 70

7402 TTL Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
7402 TTL

Abstract: 7402 TTL 7402 74LS02 function table 7402 pin configuration 74LS02 pin configuration 7402 signetics TTL specification of 74ls02 74S02 7402 nor
Text: Signetics I 7402 , LS02, S02 Gates Logic Products Quad Two-Input NOR Gate Product Specification TYPE TYPICAL PROPAGATION DELAY TYPICAL SUPPLY CURRENT (TOTAL) 7402 10ns 11mA 74LS02 10ns 2.2mA , Gates 7402 , LS02, S02 ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless , . VM = 1,3V for 74LS; VM = 1.5V for ail other TTL families. Input Pulse Definitions FAMILY INPUT , Copyrighted By Its Respective Manufacturer Signetics Logic Products Product Specification Gates 7402 , LS02


OCR Scan
PDF 74LS02 74S02 N7402N, N74LS02N, N74S02N N74LS02D, N74S02D 10Sul 10LSul WF07570S 7402 TTL 7402 TTL 7402 74LS02 function table 7402 pin configuration 74LS02 pin configuration 7402 signetics TTL specification of 74ls02 7402 nor
7402 pin configuration

Abstract: TTL 7402 7402 TTL specification of 74ls02 7402 nor 7402 signetics 74LS02 pin configuration 7402 NOR gate 74502 7402 quad 2 input not
Text: Signetics 7402 , LS02, S02 Gates Quad Two-Input NOR Gate Product Specification Logic Products TYPE TYPICAL PROPAGATION DELAY TYPICAL SUPPLY CURRENT (TOTAL) 7402 10ns 11mA 74LS02 10ns 2.2mA 74S02 , Manufacturer 853-0502 81501 Signetics Logic Products Product Specification Gates 7402 , LS02, S02 ABSOLUTE , the table entries. VM - 1,3V for 74LS; VM - 1,5V for all other TTL families. Input Pulse Definitions , 7402 , LS02, S02 DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range


OCR Scan
PDF 74LS02 74S02 N7402N, N74LS02N, N74S02N N74LS02D, N74S02D 10Sul 10LSul wfc7570s 7402 pin configuration TTL 7402 7402 TTL specification of 74ls02 7402 nor 7402 signetics 74LS02 pin configuration 7402 NOR gate 74502 7402 quad 2 input not
2008 - sd 7402

Abstract: SNAP12 TTL 7402 VCSEL array, 850nm, multi-mode 7402 TTL Reflex Photonics pinout+7402
Text: with high port density. ICx60Gxx1261 SP/3100-60: 74-02 - Rev. pA01 Page: 1 / 23 Copyright © 2008 , Rate Per Channel 5GBd ICx60Gxx1261 SP/3100-60: 74-02 - Rev. pA01 Page: 2 / 23 Copyright © 2008 , . 23 ICx60Gxx1261 SP/3100-60: 74-02 - Rev. pA01 Page: 3 / 23 Copyright © 2008 MergeOptics GmbH , . 23 ICx60Gxx1261 SP/3100-60: 74-02 - Rev. pA01 Page: 4 / 23 Copyright © 2008 MergeOptics GmbH , ICx60Gxx1261 SP/3100-60: 74-02 - Rev. pA01 Page: 5 / 23 Copyright © 2008 MergeOptics GmbH, MergeOptics GmbH


Original
PDF 60GBd SNAP12 850nm ICx60Gxx1261 ICT60GVX1261 ICR60GXP1261 sd 7402 TTL 7402 VCSEL array, 850nm, multi-mode 7402 TTL Reflex Photonics pinout+7402
2008 - VCSEL 40G

Abstract: SNAP12 ICT40GVX1161 Reflex Photonics VCSEL driver 40G sd 7402 TESTBOARD "electrical connector"
Text: system design with high port density. Supported Standards per Channel ICx40Gxx1161 SP/3100-40: 74-02 - , Data Rate Per Channel 3.5GBd ICx40Gxx1161 SP/3100-40: 74-02 - Rev. pA01 Page: 2 / 22 Copyright , . 22 ICx40Gxx1161 SP/3100-40: 74-02 - Rev. pA01 Page: 3 / 22 Copyright © 2008 MergeOptics GmbH , 1000Base-SX standard for Gigabit Ethernet. Therefore, they can be ICx40Gxx1161 SP/3100-40: 74-02 - Rev , 850nm small form factor modules. ICx40Gxx1161 SP/3100-40: 74-02 - Rev. pA01 Page: 5 / 22 Copyright


Original
PDF 40GBd SNAP12 850nm ICx40Gxx1161 ICT40GVX1161 ICR40GXP1161 VCSEL 40G Reflex Photonics VCSEL driver 40G sd 7402 TESTBOARD "electrical connector"
2008 - Reflex Photonics

Abstract: SNAP12 TESTBOARD "electrical connector"
Text: system design with high port density. ICx75Gxx1361 SP/3100-75: 74-02 - Rev. pA01 Page: 1 / 18 Copyright , Data Rate Per Channel 6.25GBd ICx75Gxx1361 SP/3100-75: 74-02 - Rev. pA01 Page: 2 / 18 Copyright , .18 ICx75Gxx1361 SP/3100-75: 74-02 - Rev. pA01 Page: 3 / 18 Copyright © 2008 MergeOptics GmbH , SP/3100-75: 74-02 - Rev. pA01 Page: 4 / 18 Copyright © 2008 MergeOptics GmbH, MergeOptics GmbH , 3.30 Typ Max +75 3.5 200 Units ° C V mV ICx75Gxx1361 SP/3100-75: 74-02 - Rev. pA01 Page: 5 / 18


Original
PDF 75GBd SNAP12 850nm ICx75Gxx1361 ICT75GVX1361 ICR75GXP1361 Reflex Photonics TESTBOARD "electrical connector"
2000 - sd 7402

Abstract: SP200 SP207 SP207H SP207HB SP211 SP211H SP211HB
Text: 14 + 0.1µF 16V 0.1µF 16V + + TTL /CMOS INPUTS T1 OUT 3 T2 OUT 18 T3 , SP207H 5 3 SP207HB 5 3 SP211H 4 5 SP211HB 4 5 2 400KOHM T2 IN R1 OUT TTL /CMOS OUTPUTS T2 RS-232 OUTPUTS 6 RS-232 INPUTS TTL /CMOS INPUTS 2 400KOHM T4 IN T5 IN TTL /CMOS OUTPUTS T1 400KOHM T3 IN V+ V­ 400KOHM 7 400KOHM T2 IN VCC 15 C , 4 3 4 0 4 5 4 Shutdown WakeUp TTL Tri­State No No No Yes Yes Yes Yes No Yes Yes


Original
PDF SP207H/SP211H RS-232 460kbps SP207H SP211H RS-232 SP200 sd 7402 SP207 SP207HB SP211 SP211HB
2002 - SP232E

Abstract: 15KV IEC1000-4-2 SP202E SP233E
Text: Capacitors High Data Rate ­ 120Kbps Under Load Low Power Shutdown 1µA (Typical) 3-State TTL /CMOS , WakeUp TTL Tri­State No No No No No Yes Yes SP202E Series High Performance RS232 Transceivers , ) 0.1µF charge pump capacitors; TMIN to TMAX unless otherwise noted. PARAMETERS MIN. TTL INPUT Logic Threshold LOW HIGH 2.0 Logic Pull-Up Current TTL OUTPUT TTL /CMOS Output Voltage, Low Voltage, High , 1.0 30 µs µs V/µs TTL to RS-232; CL = 50pF RS-232 to TTL CL = 10pF, RL= 3-7k; TA =+25°C


Original
PDF SP202E/232E/233E/310E/312E RS-232 RS-232D 120Kbps IEC1000-4-2 SP202E/232E/233E/310E/312E RS-232 SP202E RS232 SP232E 15KV SP233E
TTL LS 7402

Abstract: 74LS02 pin configuration TTL 7402 7402 pin configuration 7402 TTL 7402 NOR gate 7402 74LS 7402
Text: Signetics I 7402 , LS02, S02 Gates Quad Two-input NOR Gate Product Specification Logic Products TYPE 7402 74LS02 74S02 TYPICAL PROPAGATION DELAY 10ns 10ns 3.5ns TYPICAL SUPPLY CURRENT , Signetics Logic Products Product Specification Gates 7402 , LS02, S02 ABSOLUTE MAXIMUM RATINGS , Products Product Specification Gates 7402 , LS02, S02 DC ELECTRICAL CHARACTERISTICS PARAMETER , (Over recommended operating free-air temperature range unless otherwise noted.) 7402 74LS02 Max Min 2.7


OCR Scan
PDF 74LS02 74S02 N7402N, N74LS02N, N74S02N N74LS02D, N74S02D 10Suls WF07570S 400f2 TTL LS 7402 74LS02 pin configuration TTL 7402 7402 pin configuration 7402 TTL 7402 NOR gate 7402 74LS 7402
2000 - RS 7402 pin output

Abstract: No abstract text available
Text: ­ 17 0.1µF 16V SP207 14 C2 ­ 400KOHM 0.1µF 16V SP211 16 C2 ­ 400KOHM TTL /CMOS INPUTS , OUT T3 1 T3 OUT T2 3 T2 OUT TTL /CMOS INPUTS T2 IN 6 400KOHM T2 3 T2 OUT T3 IN , OUT R2 IN TTL /CMOS OUTPUTS RS-232 INPUTS R1 OUT 5 R1 5KOHM R2 5KOHM R3 5KOHM 8 GND , Capacitors 0 4 3 4 0 4 5 4 Shutdown WakeUp TTL Tri­State No No No Yes Yes Yes Yes No Yes Yes Yes Yes , 20 TTL /CMOS OUTPUTS 5 4 RS-232 OUTPUTS T1 IN 7 T1 2 T1 OUT ABSOLUTE


Original
PDF SP207H/SP211H RS-232 460kbps SP207H SP211H SP200 RS 7402 pin output
TTL LS 7407

Abstract: CI 7407 CI 7402 TTL LS 7402 ls 7408 CI 74LS02 TTL 74s02 TTL 7425 74LS27 TTL 74ls02
Text: GND D10 54/ 7402 , 54S/74S02, 54LS/74LS02, 54LS/74LS28 74LS33 D11 9015 D12 54/7427, 54LS/74LS27 , Lil Lil GND 13-43 FAIRCHILD DIGITAL TTL SSI FUNCTIONS (Cont'd) E a o o e 3 LL 9000 Series 8 ns/10 mW Low Power Schottky 54LS/74LS 5 ns/2 mW Std. TTL 54/74 10 ns/10 mW High Speed 54H/74H 6 ns , . NOR Gates 1 Quad 2-lnput — 54LS/74LS02 54/ 7402 — 54S/74S02 D10 3I,6A,9A 2 Quad 2


OCR Scan
PDF 54H/74H30 54S/74S30, 54LS/74LS30 54S/74S133, 54LS/74LS133 54S/74S134 54S/74S02, 54LS/74LS02, 54LS/74LS28 74LS33 TTL LS 7407 CI 7407 CI 7402 TTL LS 7402 ls 7408 CI 74LS02 TTL 74s02 TTL 7425 74LS27 TTL 74ls02
7402 NOR gate ic pin configuration

Abstract: IC 7402 IC PIN CONFIGURATION OF 74LS02 7402 pin configuration 74LS02 pin configuration 74LS02 function table 7402 ic ttl 7402 7402 logic gate ic IC 74LS02
Text: Signetics I 7402 , LS02, S02 Gates Quad Two-Input NOR Gate Product Specification Logic Products TYPE 7402 74LS02 74S02 TYPICAL PROPAGATION DELAY 10ns 10ns 3.5ns TYPICAL SUPPLY CURRENT , Products Product Specification Gates 7402 , LS02, S02 ABSOLUTE MAXIMUM RATINGS (Over operating , Product Specification Gates 7402 , LS02, S02 DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.) 7402 PARAMETER Min HIGH-level VOH output


OCR Scan
PDF 74LS02 74S02 N7402N, N74LS02N, N74S02N N74LS02D, N74S02D 400-Q 7402 NOR gate ic pin configuration IC 7402 IC PIN CONFIGURATION OF 74LS02 7402 pin configuration 74LS02 pin configuration 74LS02 function table 7402 ic ttl 7402 7402 logic gate ic IC 74LS02
74573

Abstract: 74574 7486 XOR GATE 7486 full adder latch 74574 7408, 7404, 7486, 7432 7490 Decade Counter 74373 cmos dual s-r latch 2 bit magnitude comparator using 2 xor gates design a BCD counter using j-k flipflop
Text: Semiconductor Logic Device Cross-Reference Here is a comprehensive cross-reference of TTL and , UK ). Tables of both TTL and CMOS devices are provided along with tables grouping chips with the same functionality together. The following tables are available . TTL Device Summary CMOS Device , device is suitable for your purposes. 1 of 12 E&OE. TTL Device Summary Please click on a device number to see the table of devices that belong to the same group. Device 7400 7402 7403


Original
PDF
7402 quad 2- input nor gate

Abstract: 7402 quad 2 input not 7402 TTL 7402 logic diagram 7402 NOR gate 7402 ttl gate 9N02 9N02 7402 TTL 7402 9N02/7402
Text: FAIRCHILD TTL /SSI . 9N02/5402, 7402 QUAD 2-INPUT NOR GATE LOGIC AND CONNECTION DIAGRAM DIP (TOP VIEW) [iJLilliJliJliJliJlJ Positive logic: Y = A+B FLATPAK (TOP VIEW) Vcc O- SCHEMATIC DIAGRAM (EACH GATE) . 3.6 kSl ■Rl 1.6 kí2 <3.6kí2 RS >R2 -V-tÇj» -V- T 115SÎ 'R5 A o2 Component values shown are typical. RECOMMENDED OPERATING CONDITIONS PARAMETER 9N02XM/5402XM 9N02XC/7402XC UNITS MIN , Short Circuit Current (Note 3) -20 -55 mA 9N02/5402 Vcc = MAX. 13 18 -55 mA 9N02/ 7402 'CCH


OCR Scan
PDF 9N02/5402, 9N02XM/5402XM 9N02XC/7402XC 9N02/5402 9N02/7402 7402 quad 2- input nor gate 7402 quad 2 input not 7402 TTL 7402 logic diagram 7402 NOR gate 7402 ttl gate 9N02 9N02 7402 TTL 7402 9N02/7402
IC 7402

Abstract: IC TTL 7402 74LS02 gate diagram logic diagram of ic 7402 54LS02 TTL SN7402
Text: SN 5402, SN 54 LS0 2, SN 54S02, SN 7402 , SN 74LS02, SN 74S02 QUADRUPLE 2-INPUT POSITIVE NOR GATES , PACKAGE S N 7402 . . . N PACKAGE S N 74L S 02, S N 7 4 S 0 2 . . . D OR N PACKAGE (T O P V IE W ) · , ALLAS TEXAS 75 26 5 2 -13 TTL Devices :4 Y U4B 12 J 4A 11 U GND 10 H 3B 9 2 3A 8 3 3Y 14 13 SN 5402, SN 54LS02, SN 54S02, SN 7402 , SN 74 LS0 2, SN 74 S02 QUADRUPLE 2 INPUT POSITIVE-NOR GATES sc hem atics (each gate) 02 'L S 0 2 'S 0 2 TTL Devices R e s is to r v a lu e s sho »vn a


OCR Scan
PDF 54S02, 74LS02, 74S02 IC 7402 IC TTL 7402 74LS02 gate diagram logic diagram of ic 7402 54LS02 TTL SN7402
7404 TTL CMOS

Abstract: cmos 7404 7400 family DDDD252 ttl family 7404 7400A1A1 monitor products 970 10000 series of ECL gates # 7400 TTL TTL 7402
Text: to 20MH; i t ppm -to°c to +eo*c 1 1 ppm/ytif 60/40 +5V15W CMOS. TTL 20mA max. 12 typical 7402 , PIN DIP OSCILLATORS · AVAILABLE IN TTL , CMOS OR -SINE WAVE OUTPUT MONITOR PRODUCTS also offers clock oscillators In TTL , LSTTL, CMOS, ECL and NMOS. Functional logic configura tions also available are: · ENABLE , | 5MHZ lo 20MHz ±1 ppm 0»C to +50°C t 1 ppm/year M/40 *5VDC±5H TTl Compaliblt 20mA mix -10°C to +50°C , -J5«C to + W C ±1 ppm/y»at «0/40 15VOC15H TTL Compatible 20mA max. -30°C to +75°C -30°Cto +75*C -2S*C to


OCR Scan
PDF T-50-Z3 7404 TTL CMOS cmos 7404 7400 family DDDD252 ttl family 7404 7400A1A1 monitor products 970 10000 series of ECL gates # 7400 TTL TTL 7402
2002 - SP232E

Abstract: 15KV IEC1000-4-2 SP202E SP233E cmos to rs232 level converter ic ttl 7402
Text: Capacitors High Data Rate ­ 120Kbps Under Load Low Power Shutdown 1µA (Typical) 3-State TTL /CMOS , WakeUp TTL Tri­State No No No No No Yes Yes SP202E Series High Performance RS232 Transceivers , ) 0.1µF charge pump capacitors; TMIN to TMAX unless otherwise noted. PARAMETERS MIN. TTL INPUT Logic Threshold LOW HIGH 2.0 Logic Pull-Up Current TTL OUTPUT TTL /CMOS Output Voltage, Low Voltage, High , 1.0 30 µs µs V/µs TTL to RS-232; CL = 50pF RS-232 to TTL CL = 10pF, RL= 3-7k; TA =+25°C


Original
PDF SP202E/232E/233E/310E/312E RS-232 RS-232D 120Kbps IEC1000-4-2 SP202E/232E/233E/310E/312E RS-232 SP202E RS232 SP232E 15KV SP233E cmos to rs232 level converter ic ttl 7402
2000 - IC TTL 7402

Abstract: SP232E sd 7402 15KV IEC1000-4-2 SP202E SP233E 7402 pcb cmos to rs232 level converter
Text: Capacitors s High Data Rate ­ 120Kbps Under Load s Low Power Shutdown 1µA (Typical) s 3-State TTL /CMOS , WakeUp TTL Tri­State No No No No No Yes Yes SP202E Series High Performance RS232 Transceivers , ) 0.1µF charge pump capacitors; TMIN to TMAX unless otherwise noted. PARAMETERS MIN. TTL INPUT Logic Threshold LOW HIGH 2.0 Logic Pull-Up Current TTL OUTPUT TTL /CMOS Output Voltage, Low Voltage, High , 30 µs µs V/µs TTL to RS-232; CL = 50pF RS-232 to TTL CL = 10pF, RL= 3-7k; TA =+25°C CL =


Original
PDF SP202E/232E/233E/310E/312E RS-232 RS-232D 120Kbps IEC1000-4-2 SP202E/232E/233E/310E/312E RS-232 SP202EDS/09 SP202E IC TTL 7402 SP232E sd 7402 15KV SP233E 7402 pcb cmos to rs232 level converter
1999 - DB10

Abstract: SP9502 SP9502JN SP9502JS SP9502KN SP9502KS 7402 quad 2 input not
Text: using the CS signal in both modes. The digital inputs are designed to be both TTL and 5V CMOS , inputs, are TTL and CMOS compatible. The truth table (Table 2) shows the appropriate functions , /0.299 ( 7.402 /7.600) 0.291/0.299 ( 7.402 /7.600) 0.291/0.299 ( 7.402 /7.600) 0.291/0.299 ( 7.402 /7.600) 0.291/0.299 ( 7.402 /7.600) 0.291/0.299 ( 7.402 /7.600) e 0.050 BSC (1.270 BSC


Original
PDF SP9502 12-bit 20mW/DAC) SP9502 SP9345, SP9502DS/02 12-Bit, DB10 SP9502JN SP9502JS SP9502KN SP9502KS 7402 quad 2 input not
2000 - DB10

Abstract: SP9502 SP9502JN SP9502JS SP9502KN SP9502KS
Text: using the CS signal in both modes. The digital inputs are designed to be both TTL and 5V CMOS , inputs, are TTL and CMOS compatible. The truth table (Table 2) shows the appropriate functions , /0.299 ( 7.402 /7.600) 0.291/0.299 ( 7.402 /7.600) 0.291/0.299 ( 7.402 /7.600) 0.291/0.299 ( 7.402 /7.600) 0.291/0.299 ( 7.402 /7.600) 0.291/0.299 ( 7.402 /7.600) e 0.050 BSC (1.270 BSC


Original
PDF SP9502 12-bit 20mW/DAC) SP9502 SP9345, SP9502DS/02 12-Bit, DB10 SP9502JN SP9502JS SP9502KN SP9502KS
LT 7402

Abstract: No abstract text available
Text: be both TTL and 5V CMOS compatible. In order to reduce the DAC full scale output sensitivity to the , data inputs, are TTL and CMOS compatible. The truth table (Table 2) shows the appropriate functions , /9.22) 0.291/0.299 ( 7.402 /7.600) 0.050 BSC (1.270 BSC) 0.394/0.419 (10.00/10.64) 0.016/0.050 (0.406 , /0.508) 0.398/0.413 (10.10/10.49) 0.291/0.299 ( 7.402 /7.600) 0.050 BSC (1.270 BSC) 0.394/0.419 (10.00 , /0.300) 0.013/0.020 (0.330/0.508) 0.447/0.463 (11.35/11.74) 0.291/0.299 ( 7.402 /7.600) 0.050 BSC (1.270


OCR Scan
PDF SP9502 12-bit 20mW/DAC) 28-pin SP9502is SP9345, SP9502DS/02 LT 7402
1999 - SP9602JS

Abstract: SP9602KN SP9602KS DB10 SP9602 SP9602JN
Text: enabled using the CS signal in both modes. The digital inputs are designed to be both TTL and 5V CMOS , DAC's. The control logic inputs are level triggered, and like the data inputs, are TTL and CMOS , (15.20/15.59) 0.697/0.713 (17.70/18.09) E 0.291/0.299 ( 7.402 /7.600) 0.291/0.299 ( 7.402 /7.600) 0.291/0.299 ( 7.402 /7.600) 0.291/0.299 ( 7.402 /7.600) 0.291/0.299 ( 7.402 /7.600) 0.291/0.299 ( 7.402 /7.600) e 0.050 BSC (1.270 BSC) 0.050 BSC (1.270 BSC) 0.050 BSC (1.270


Original
PDF SP9602 250kHz SP9602 SP9602DS/02 12-Bit, SP9602JS SP9602KN SP9602KS DB10 SP9602JN
2000 - DB10

Abstract: SP9602 SP9602JN SP9602JS SP9602KN SP9602KS
Text: designed to be both TTL and 5V CMOS compatible. FEATURES The SP9602 is a very low power, dual version , inputs, are TTL and CMOS compatible. The truth table (Table 2) shows the appropriate functions , /0.299 ( 7.402 /7.600) 0.291/0.299 ( 7.402 /7.600) 0.291/0.299 ( 7.402 /7.600) 0.291/0.299 ( 7.402 /7.600) 0.291/0.299 ( 7.402 /7.600) 0.291/0.299 ( 7.402 /7.600) e 0.050 BSC (1.270 BSC


Original
PDF SP9602 250kHz SP9602 SP9602DS/02 12-Bit, DB10 SP9602JN SP9602JS SP9602KN SP9602KS
1996 - RX-2B

Abstract: rx1a RX2B rx3b ARINC 600 Connector size 3 dimensions 7402 pinouts 4 channel ARINC-429 adapter
Text: designated TX0 and TX1. The transmitter outputs of the DD-42940M2 are TTL . They must be connected to either , 17-18 19-20 RX0_A RX0_B RX_1A RX_1B TX0_A ( TTL ) TX0_B ( TTL ) RX2_A RX2_B RX3_A RX3_B TX1_A ( TTL ) TX1_B ( TTL ) TX0_SEL TX1_SEL N/C VCC GND PIN NO. DESCRIPTION 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 , Technical Support - 1-800-DDC-5757 ext. 7402 Headquarters - Tel: (631) 567-5600 ext. 7402 , Fax: (631


Original
PDF DD-42940M2-300 DD-42940M2 DD-42900 DD-4294to 1-800-DDC-5757 DD-42941 DD-42942 RX-2B rx1a RX2B rx3b ARINC 600 Connector size 3 dimensions 7402 pinouts 4 channel ARINC-429 adapter
2009 - Not Available

Abstract: No abstract text available
Text: FREQUENCY CONTROL PRODUCTS SURFACE MOUNT TCXO DFA S4-KHZ (5 V) & DFA S4-LHZ (3.3 V) 2.5 KEY FEATURES 5 to 52 MHz Tight stability Analogue temperature compensation 2.5 20.0 20.0 APPLICATIONS SDH/Sonet/Microwave Function NC E/D Vcc Output GND 7.4±0.2 DFA S4 1 2 3 4 5 1 8.9 0.8 , output amplitude start-up tri-state control on pin 2 5V ±5% 20 mA HCMOS 15 pF or 2 TTL 45/55.55/45 % , pF or 2 TTL 45/55.55/45 % 5 ns 2.8 V/ 0.3 V 10 ms @ 3.15 V high or open = enable, low = high Z


Original
PDF
CI 7408

Abstract: 74LS series logic gates CI 7402 TTL 7408 CI 74LS08 TTL 7486 7408 TTL 7408 and 7408 54LS
Text: FAIRCHILD DIGITAL TTL SSI FUNCTIONS (Cont'd) E a o o e 3 LL 9000 Series 8 ns/10 mW Low Power Schottky 54LS/74LS 5 ns/2 mW Std. TTL 54/74 10 ns/10 mW High Speed 54H/74H 6 ns/22 mW High Speed Schottky 54S/74S 3 ns/19 mW Logic/Connection Diagram'2' S Tu a SI 7402 — 54S/74S02 D10 3I,6A,9A 2 Quad 2-lnput 9015 — — — — D11 4L,6B 3 Triple 3-lnput — 54LS/74LS27 54/7427 — — D12 3I,6A,9A 4 Dual 4-lnput w/Strobe â


OCR Scan
PDF ns/10 54LS/74LS 54H/74H ns/22 54S/74S ns/19 54LS/74LS02 54S/74S02 54LS/74LS27 CI 7408 74LS series logic gates CI 7402 TTL 7408 CI 74LS08 TTL 7486 7408 TTL 7408 and 7408 54LS
Supplyframe Tracking Pixel