The Datasheet Archive

Top Results (6)

Part Manufacturer Description Datasheet Download Buy Part
LTC2938CMS#PBF Linear Technology LTC2938 - Configurable 4-Supply Monitors with Watchdog Timer; Package: MSOP; Pins: 12; Temperature Range: 0°C to 70°C
LTC2939CMS#PBF Linear Technology LTC2939 - Configurable 6-Supply Monitors with Watchdog Timer; Package: MSOP; Pins: 16; Temperature Range: 0°C to 70°C
LTC2900-2CDD#TR Linear Technology LTC2900 - Programmable Quad Supply Monitor with Adjustable Reset Timer; Package: DFN; Pins: 10; Temperature Range: 0°C to 70°C
LTC2900-2CDD#TRPBF Linear Technology LTC2900 - Programmable Quad Supply Monitor with Adjustable Reset Timer; Package: DFN; Pins: 10; Temperature Range: 0°C to 70°C
LTC2938CMS#TRPBF Linear Technology LTC2938 - Configurable 4-Supply Monitors with Watchdog Timer; Package: MSOP; Pins: 12; Temperature Range: 0°C to 70°C
LTC2939CMS#TRPBF Linear Technology LTC2939 - Configurable 6-Supply Monitors with Watchdog Timer; Package: MSOP; Pins: 16; Temperature Range: 0°C to 70°C

555-timer 250khz Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
555 Timer Mos

Abstract:
Text: Other MOS LSIs Panasonic MN63112S 2K-Bit EEPROM ■Overview The MN63112S is a 2K-bit EEPROM supporting serial I/O and operating on a single power supply with a voltage between 1.8 and 5.5 V. It provides the following pins for easy interfacing to microprocessors or microcontrollers: chip select (CS), serial clock (SK), data input (DI), and data output (DO). It includes a built-in timer for , ,H 0.8 x Vcc Vcc +0.3 3.0 Vcc +0.3 V Vcc power supply current (during operation) Icc SK= 250kHz â


OCR Scan
PDF MN63112S MN63112S 256x8 D15-D0 OP008-P-0225 555 Timer Mos
SM59R04A2

Abstract:
Text: WDT Application Note WDT 1 SM59R04A2/SM59R03A2/SM59R02A2 2 WDT(Watchdog Timer ) 2.1 WDT MCU 250KHz RC 2.2 WDT WDT WDT WDTE(WTC[5]) WDT WDT WDT WDT WDTE(WTC[5 , counter WDTF "1" MCU WDTF "0" 2.8 WDT reset time WDTCLK = 250KHz 2 WDTM Watchdog reset , 16 32 64 128 256 512 1024 2048 4096 8192 16384 32768 Time period @ 250KHz 1.02ms , 2WDTM Fig. Watchdog timer block diagram 3 WDT Mnemonic TAKEY WDTC WDTK Description


Original
PDF SM59R04A2/SM59R03A2/SM59R02A2 250KHz 0x55H0xAAH 0x55H 250KHz 1000b. ISSFA-0147 SM59R04A2
24X2 LCD

Abstract:
Text: or fosc= 250kHz However, when frequency changes, execution time also changes Ex If fcp or fosc is 270kHz, ?*sn 40^ s * - ^ ¡ p = 37MS Executed Time (max.) fosc= 250KHz 1 64mS 1 64mS 40nS 40nS 40^S 40|iS


OCR Scan
PDF 21fl3 24X2 LCD TC202A 16X2 LCD TIMING CHARACTERISTICS 16x1 LC display 16X2 LCD CHARACTER CODE TC162C HEADER RT Okaya lcd rodan okaya lcd display 16x2 instruction set
2009 - AN6076

Abstract:
Text: that provides three functions: voltage supervision, watchdog timer , and reset generator. ProcessorPM , to digitally select the watchdog timer delay period from 500ms, 2s, 10s, and 1 minute. All device , (-5%) supply rail monitor ­ Three user-selectable voltage monitors · Watchdog timer with selectable , manual reset input · Watchdog timer trigger input Functional Description This design has two output functions: reset generation and watchdog timer . The behavior of these two outputs is controlled by the


Original
PDF RD1056 ispPAC-POWR605) POWR605-4-factory-config ProcessorPM-POWR605 ProcessorPM-POWR605 AN6076 1-800-LATTICE AN6076 RD1056
2007 - delay timer circuit diagram

Abstract:
Text: timer values for these devices range from 32 µs to 524.3 ms. All the timers use a 250kHz clock , Introduction The timer circuits within the various Power Manager devices are designed to provide an , milliseconds and up to two seconds in the second-generation devices. The timer circuits are digital counters , specified in this application note all timer accuracy descriptions are based on the timer circuits independently of the clock reference. Clock reference inaccuracy should be added to the timer inaccuracy to


Original
PDF AN6076 ispPAC-POWR604 ispPAC-POWR1208 ispPAC-POWR1208P1 ispPAC-POWR1220AT8 ispPAC-POWR1014 ispPAC-POWR1014A ispPAC-POWR607 1-800-LATTICE delay timer circuit diagram on delay timer circuit diagram AN6076 POWR604 timer circuits
16 pin diagram of lcd display 16x2

Abstract:
Text: VOH-VOL ( VIL Command Instructions Instruction Code Description Executed Time (max.) fosc= 250KHz , Counter, used for both DDRAM and CGRAM Invalid fcp or fosc= 250kHz However, when frequency changes, time


OCR Scan
PDF fci51fl3 16 pin diagram of lcd display 16x2 lcd 16x2 instruction set 24 pin diagram of lcd display 16x2 16X2 LCD TIMING CHARACTERISTICS 16x4 LCD ddram TC162F STN negative Blue 16X2 lcd display 16 pin diagram of lcd display 16x1 16X4 LCD CHARACTER CODE TC162E
2003 - Not Available

Abstract:
Text: generator, 250kHz Programmable clock frequency Programmable timer pre-scaler External clock support , internal oscillator frequency of 250kHz . Figure 5. Clock and Timer Block Timer1 Timer Prescaler (Time Out , programmable value chosen. The Timer Clock Pre-Scaler divides the internal 250kHz oscillator (or external clock , Comparator Outputs COMP1 COMP2 COMP3 COMP4 COMP5 COMP6 IN1 IN2 IN3 IN4 RESET 5 Digital Inputs 250kHz , Supply Current Conditions Internal Clock = 250kHz Min. - Typ. 5 Max. 10 Units mA Reference Symbol


Original
PDF ispPAC-POWR604 44-pin ispPAC-POWR604 ispPAC-POWR604-01T44I ispPAC-POWR604-01T44E
2003 - assembly instruction 3063

Abstract:
Text: , 250kHz Programmable clock frequency Programmable timer pre-scaler External clock support , on the internal oscillator frequency of 250kHz . Figure 5. Clock and Timer Block Timer1 Internal OSC 250kHz Timer Prescaler (Time Out Range) Timer2 CLK PLD Clock Prescaler Table 2 , chosen. The Timer Clock Pre-Scaler divides the internal 250kHz oscillator (or external clock, if , 131.072 ms 131.072 ms 262.144 ms 262.144 ms 524.288 ms 1. Timer values based on 250kHz clock


Original
PDF ispPAC-POWR604 524ms) 04-01T44I 44-pin ispPAC-PWR604 ispPAC-POWR604-01T44I assembly instruction 3063 d44x assembly instruction 3008
2004 - DS1032

Abstract:
Text: . Clock and Timer Block Timer1 Internal OSC 250kHz Timer Prescaler (Time Out Range) Timer2 , 250kHz . This main signal is then fed to the PLD clock pre-scaler and also the Timer Clock pre-scaler , 262.144 ms 524.288 ms 1. Timer values based on 250kHz clock. For design entry, the user can select , configurations. Embedded Oscillator Built-in clock generator, 250kHz Programmable clock frequency Programmable timer pre-scaler External clock support Programmable Open-Drain Outputs · Four digital


Original
PDF ispPAC-POWR604 DS1032 DS1032 assembly instruction 3063 POWR604
2004 - BB 2793

Abstract:
Text: clock generator, 250kHz Programmable clock frequency Programmable timer pre-scaler External clock , on the internal oscillator frequency of 250kHz . Figure 5. Clock and Timer Block Timer1 Internal OSC 250kHz Timer Prescaler (Time Out Range) Timer2 CLK PLD Clock Prescaler Table 2 , chosen. The Timer Clock Pre-Scaler divides the internal 250kHz oscillator (or external clock, if , 131.072 ms 131.072 ms 262.144 ms 262.144 ms 524.288 ms 1. Timer values based on 250kHz clock


Original
PDF ispPAC-POWR604 ispPAC-POWR604-01TN44I ispPAC-POWR604-01TN44E ispPAC-POWR604 44-pin BB 2793
2004 - DS1032

Abstract:
Text: . Clock and Timer Block Timer1 Internal OSC 250kHz Timer Prescaler (Time Out Range) A D LL , pre-scaler and also the Timer Clock pre-scaler (Figure 2-5). For the PLD Clock, the main 250kHz oscillator , threshold values as well as I/O configurations. Embedded Oscillator Built-in clock generator, 250kHz Programmable clock frequency Programmable timer pre-scaler External clock support Programmable Open-Drain , Macrocell GLB IN1 IN2 IN3 IN4 RESET 5 Digital Inputs 4 250kHz Internal OSC 2


Original
PDF -POWR604 ispPACPOWR604 ispPAC-POWR604-01T44I ispPAC-POWR604-01TN44I ispPAC-POWR604-01T44E ispPAC-POWR604-01TN44E ispPAC-POWR604 DS1032 POWR604
2004 - E2CMOS

Abstract:
Text: clock generator, 250kHz Programmable clock frequency Programmable timer pre-scaler External clock , on the internal oscillator frequency of 250kHz . Figure 5. Clock and Timer Block Timer1 Internal OSC 250kHz Timer Prescaler (Time Out Range) Timer2 CLK PLD Clock Prescaler Table 2 , chosen. The Timer Clock Pre-Scaler divides the internal 250kHz oscillator (or external clock, if , 131.072 ms 131.072 ms 262.144 ms 262.144 ms 524.288 ms 1. Timer values based on 250kHz clock


Original
PDF ispPAC-POWR604 ispPAC-POWR604-01TN44I ispPAC-POWR604-01TN44E ispPAC-POWR604 44-pin E2CMOS sec c 5088
2003 - S 1854

Abstract:
Text: frequency of 250kHz . Figure 5. Clock and Timer Block Timer1 Timer2 Internal OSC 250kHz Timer Prescaler , also the Timer Clock pre-scaler (Figure 5). For the PLD Clock, the main 250kHz oscillator is divided , 32.768 ms 65.536 ms 131.072 ms 262.144 ms 524.288 ms 1. Timer values based on 250kHz clock. ÷8 31.2 , , 3.3V, 5V · Other user-defined voltages possible · · · · Built-in clock generator, 250kHz Programmable clock frequency Programmable timer pre-scaler External clock support VDD VDDINP HVOUT1 HVOUT2 HVOUT3


Original
PDF ispPAC-POWR1208 524ms) ispPAC-POWR1208 ispPAC-POWR1208-01T44I 44-pin ispPAC-POWR1208-01T44I VMON12 VMON11 S 1854 EIGHT MOSFET ARRAY 4466 8 pin mosfet pin voltage
2004 - 6CV1000AX

Abstract:
Text: completed: 1) Verify that a shunt is connected across jumpers JU1 and JU2 ( TIMER function set to 250kHz ). , frequency programmed to 250kHz , blank time = 8.2ms Floating (connected to the TIMER PC pad*) Normal , the TIMER pin. TIMER The MAX8555A controller features a dual-purpose TIMER input that sets the , , JU1 and JU2, to configure the TIMER pin. Place a shunt across jumper JU1 or JU2 to connect the TIMER pin to ground through resistor R7 or R15 to set the charge-pump frequency to 250kHz . Removing the


Original
PDF MAX8555A MAX8555A 6CV1000AX C1608X7R1A105K C1608X7R1H103K C1608X7R1H104K MAX8555AEVKIT UMK107B102KZ UMK107B103KZ UMK107BJ104KA
2003 - C1608X7R1H103K

Abstract:
Text: to set the charge-pump frequency to 250kHz . Removing the shunt from JU1 leaves the TIMER pin , all connections are completed: 1) Verify that a shunt is connected across pins 1 and 2 of JU1 ( TIMER function set to 250kHz ). 2) Connect the positive terminal of a 12V power supply to the PS_OUT+ banana , determined by the charge-pump frequency programmed by the TIMER pin. The input impedance of the measuring , . MAX8535 Evaluation Kit SHUNT LOCATION TIMER PIN 1 and 2 Connected to ground


Original
PDF MAX8535 MAX8535EVKIT C1608X7R1H103K UMK107B103KZ MAX8535 C1608X7R1H104K C2012X7R1C105K FDB7045L MAX8535EUA MAX8535EVKIT UMK107B103KZ UMK107BJ104KA
2003 - C1608X7R1H103K

Abstract:
Text: R7 to set the charge-pump frequency to 250kHz . Removing the shunt from JU1 leaves the TIMER pin , all connections are completed: 1) Verify that a shunt is connected across pins 1 and 2 of JU1 ( TIMER function set to 250kHz ). 2) Connect the positive terminal of a 5V power supply to the PS_OUT+ banana jack , MAX8536 Evaluation Kit TIMER The MAX8536 controller features a dual-purpose TIMER input , provides a 3-pin jumper (JU1) to configure the TIMER pin. Place a shunt across pins 2 and 3 of JU1 to


Original
PDF MAX8536 C1608X7R1H103K C1608X7R1H104K FDB7045L MAX8536EUA MAX8536EVKIT UMK107 UMK107B103KZ UMK107BJ104KA
2012 - max8356

Abstract:
Text: across pins 1-2 of jumper JU1 ( TIMER function set to 250kHz ). 2) Connect the positive terminal of a 5V , connect the TIMER pin to ground through R7 to set the charge-pump frequency to 250kHz . Removing the , charge-pump frequency that is programmed by the TIMER pin. The input impedance of the measuring instrument , . TIMER The IC controller features a dual-purpose TIMER input that sets the charge-pump frequency or functions as a logic enabler. The EV kit circuit provides a 3-pin jumper (JU1) to configure the TIMER pin


Original
PDF MAX8536 FDB7045L FDB8030L MAX8536 max8356
2008 - 7803 3V 1A positive voltage regulator

Abstract:
Text: operation. If the fault persists, an adjustable timer sets the time limit to ensure the MOSFET stays within its operating limits before the load is disconnected and the system is shut down. The timer capacitor is charged with a current proportional to the voltage drop, Vds. For an overcurrent fault, the timer , MOSFET than would a fixed timer interval, allowing the user to size the MOSFET accordingly. LT4356 , Range: 4V to 80V .Reverse Input Protection to ­60V .Low 7µA Shutdown Current .Adjustable Fault Timer


Original
PDF LT4356: D-73230 I-20041 SE-164 1-800-4-LINEAR AB100815K 7803 3V 1A positive voltage regulator gyrometer fog gyro lt3992 Rockwell Collins transceiver LTC4098 LT3755 2x160 LTC3813 marlow at 12-6-14
2002 - Not Available

Abstract:
Text: current VS 18V (outputs ON) VS 18V (outputs OFF) VCC =5V VDD =5V fCLK=0Hz VDD =5V fCLK= 250kHz 5 mA , off status delay time IQ = 1A 3) IQ = 1A 3) fCLK = 250kHz DC = 50% fCLK = 250kHz DC = 50% 0.5 , with a 1MHz clock, synchronized with the external 250kHz clock. For requested precision of the output current the ratio between the frequencies of the input signal and the external 250kHz clock has to be , of the input cycle. The output period is 64 times the clock period. With a clock frequency of 250kHz


Original
PDF L9352 SO-36 PowerSO-36
2010 - PB9C

Abstract:
Text: explores the "long timer " features of the Platform Manager. The Platform Manager architecture expands the timer functionality beyond the abilities of the Power Manager II devices by increasing both the number , building very long delays, a prescaled, CPLD clock signal is brought out from a timer (Timer4), through , signal. This configuration allows for timer delays from seconds, minutes, or even hours. Note that , provide delays of 32us to ~2sec. In addition to the slower Timer4 output clock source, the 250kHz CPLDCLK


Original
PDF RD1079 LPTM10-12107, 1-800-LATTICE PB9C
2002 - Not Available

Abstract:
Text: current Quiescent current VS 18V (outputs ON) VS 18V (outputs OFF) VCC =5V VDD =5V fCLK=0Hz VDD =5V fCLK= 250kHz , = 1A 5) IQ = 1A 5) fCLK = 250kHz DC = 50% fCLK = 250kHz DC = 50% 0.5 0.5 4 16 4 1.5 1.5 8 8 , signal is measured with a 1MHz clock, synchronized with the external 250kHz clock. For requested , 250kHz clock has to be fixed according to the graph shown in Fig. Figure 4. Current accuracy according , frequency of 250kHz the output PWM frequency is 3.9kHz. The output PWM is synchronized with the first


Original
PDF L9347 SO-36 PowerSO-36 L9347PD
2002 - Not Available

Abstract:
Text: current Quiescent current VS 18V (outputs ON) VS 18V (outputs OFF) VCC =5V VDD =5V fCLK=0Hz VDD =5V fCLK= 250kHz , status delay time IQ = 1A 5) IQ = 1A 5) fCLK = 250kHz DC = 50% fCLK = 250kHz DC = 50% 0.5 0.5 4 16 , with the external 250kHz clock. For requested precision of the output current the ratio between the frequencies of the input signal and the external 250kHz clock has to be fixed according to the graph shown in , is 64 times the clock period. With a clock frequency of 250kHz the output PWM frequency is 3.9kHz


Original
PDF L9347 SO-36 PowerSO-36 L9347PD
2004 - L9352B

Abstract:
Text: fCLK= 250kHz 5 mA 0.36 x VQ 1 V 3.5 V 100 kHz 45 % General , Short error detection filter time fCLK = 250kHz DC = 50% (3) 4 8 µs tlf Long error detection filter time fCLK = 250kHz DC = 50% (3) 16 32 µs Short circuit switch-OFF delay time , , synchronized with the external 250kHz clock. For requested precision of the output current the ratio between the frequencies of the input signal and the external 250kHz clock has to be fixed according to the


Original
PDF L9352B L9352B SO-36 PowerSO-36 L935o L9352B-DIE1
2003 - Not Available

Abstract:
Text: , ROM, RAM, I/O ports, timer , clock generator, dual clock operation, LCD driver and look-up table in a , timer with programmable clock source. Built-in Voltage doubler, tripler charge pump circuit. Dual clock operation. HALT function. STOP function. APPLICATION n Timer / Calendar / Calculator , OSCILLATOR CUP1,2 XTIN,OUT ALU DATA RAM 80 X 4 BITS 6 BITS PRESET TIMER 1 8 LEVELS STACK , Crystal Mode RC/CF Mode V V V V V KHZ KHZ INTERNAL RC FREQUENCY RANGE Option Mode 250KHz


Original
PDF TM8704 TM8704 -200uA 400uA SEG24 -10uA
2002 - L9347

Abstract:
Text: fCLK=0Hz 5 uA Idd Supply current VDD (digital supply) VDD =5V fCLK= 250kHz 5 mA , detection filter time fCLK = 250kHz DC = 50%(5) 4 8 µs tlf Long error detection filter time fCLK = 250kHz DC = 50%(5) 16 32 µs Short circuit switch-OFF delay time (5) 4 , , synchronized with the external 250kHz clock. For requested precision of the output current the ratio between the frequencies of the input signal and the external 250kHz clock has to be fixed according to the


Original
PDF L9347 SO-36 PowerSO-36 L9347 L9347DIE1 L9347PD
Supplyframe Tracking Pixel