The Datasheet Archive

Top Results (6)

Part Manufacturer Description Datasheet Download Buy Part
LT1179ACJ Linear Technology IC QUAD OP-AMP, 480 uV OFFSET-MAX, 0.085 MHz BAND WIDTH, CDIP14, 0.300 INCH, CERDIP-14, Operational Amplifier
LT1178ACJ8 Linear Technology IC DUAL OP-AMP, 480 uV OFFSET-MAX, 0.085 MHz BAND WIDTH, CDIP8, 0.300 INCH, CERDIP-8, Operational Amplifier
LT1022ACH Linear Technology IC OP-AMP, 480 uV OFFSET-MAX, 8.5 MHz BAND WIDTH, MBCY8, METAL CAN, TO-5, 8 PIN, Operational Amplifier
LT1178ACH Linear Technology IC DUAL OP-AMP, 480 uV OFFSET-MAX, 0.085 MHz BAND WIDTH, MBCY8, METAL CAN, TO-5, 8 PIN, Operational Amplifier
TD480D3025RMP GE Critical Power SPD DIN RAIL 480 DELTA 25KA UL
TD480D3050RMP GE Critical Power SPD DIN RAIL 480 DELTA 50KA UL

552-PSA-16U-480-R Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
Phihong psa16u-480

Abstract: schematic diagram 48V power supply Poe schematic diagram power supply Poe psa16u
Text: . Mouser Electronics Related Product Links 552-PSA-16U-480-R - Phihong PSA16U-480(POE)- R Phihong


Original
PDF PSA16U IEEE802 140mm PSA16U-480 552-PSA-16U-480-R Phihong psa16u-480 schematic diagram 48V power supply Poe schematic diagram power supply Poe
Tm58p05

Abstract: bsm b3 Tenx Technology tenx tm58p050 800H tm58p0505k pppp PUHn
Text: EDGE0 PSA PS2 PS1 PS0 A6 (Instruction) Bit 5 LV1 CONFIG Bit 6 A5 A4 , ~PS0 PSA PSA : 1: WDT 0: TMR0 EDGE0: TMR0 4 5 EDGE0 SUR0 1: , 1 0: , 1 , technology, inc. Rev:1.0 Page:16/16 TM58P05 6. 6.1 T M R 0 W a t c h d o g 6-1 TMR0/WDT , 0 1 1 0 2 To 1 MUX 2 to 1 MUX PSA PSA 8-bit prescaler Synchronize with 2 , bit PSA Data bus WDT time-out 6-1 TMR0/WDT tenx technology, inc. Rev:1.0 Page:17/17


Original
PDF TM58P05 Tm58p05 bsm b3 Tenx Technology tenx tm58p050 800H tm58p0505k pppp PUHn
psa-545

Abstract: No abstract text available
Text: MMIC Amplifier PSA -545+ Typical Performance Data NOTE: Use PDF Bookmarks to view DATA at , REV. X2 PSA -545+ 2/8/2010 Page 1 of 6 MMIC Amplifier PSA -545+ Typical Performance Data , 1.11 0.97 33.01 18.70 2.75 Stability (1) Current increases at P1dB REV. X2 PSA -545+ 2/8/2010 Page 2 of 6 MMIC Amplifier PSA -545+ Typical Performance Data Definitions , 1.08 33.39 18.78 4.21 Stability (1) Current increases at P1dB REV. X2 PSA -545+ 2/8


Original
PDF PSA-545+ 25degC psa-545
psa-545

Abstract: No abstract text available
Text: MMIC Amplifier PSA -545+ Typical Performance Data NOTE: Use PDF Bookmarks to view DATA at , REV. X1 PSA -545+ Page 1 of 6 10/30/2009 MMIC Amplifier PSA -545+ Typical Performance Data , 0.97 33.01 18.70 2.75 Stability (1) Current increases at P1dB REV. X1 PSA -545+ Page 2 of 6 10/30/2009 MMIC Amplifier PSA -545+ Typical Performance Data Definitions: Input , 18.78 4.21 Stability (1) Current increases at P1dB REV. X1 PSA -545+ Page 3 of 6 10/30


Original
PDF PSA-545+ 25degC psa-545
552-PSA-18R-120P-R

Abstract: PSA-18
Text: 552- PSA-18R-120P-R - Phihong PSA18R-120P- R Phihong


Original
PDF PSA18R 2009/125/EC 120mV PSA18R-120P KLD-0202-A IEC320 552-PSA-18R-120P-R PSA18R-120P-R PSA-18
PSA-5454

Abstract: No abstract text available
Text: MMIC Amplifier PSA -5454+ Typical Performance Data NOTE: Use PDF Bookmarks to view DATA at , higher output power if current is not limited. REV. X1 PSA -5454+ 11/23/2009 Page 1 of 3 MMIC Amplifier PSA -5454+ Typical Performance Data Definitions: Input Return Loss = -S11 (dB) Gain(Power , 1.16 31.77 2.71 REV. X1 PSA -5454+ 11/23/2009 Page 2 of 3 MMIC Amplifier PSA , 28.41 4.17 7000.0 2.86 16.04 2.39 10.73 1.17 1.32 28.57 4.52 REV. X1 PSA


Original
PDF PSA-5454+ 25degC PSA-5454
PSA-5451

Abstract: No abstract text available
Text: MMIC Amplifier PSA -5451+ Typical Performance Data NOTE: Use PDF Bookmarks to view DATA at , higher output power if current is not limited. REV. X2 PSA -5451+ 12/31/2009 Page 1 of 3 MMIC Amplifier PSA -5451+ Typical Performance Data Definitions: Input Return Loss = -S11 (dB) Gain , 7.80 1.03 1.05 37.03 2.56 Stability REV. X2 PSA -5451+ 12/31/2009 Page 2 of 3 MMIC Amplifier PSA -5451+ Typical Performance Data Definitions: Input Return Loss = -S11 (dB


Original
PDF PSA-5451+ 25degC PSA-5451
PSA-5451

Abstract: No abstract text available
Text: MMIC Amplifier PSA -5451+ Typical Performance Data NOTE: Use PDF Bookmarks to view DATA at , higher output power if current is not limited. REV. X1 PSA -5451+ 10/29/2009 Page 1 of 3 MMIC Amplifier PSA -5451+ Typical Performance Data Definitions: Input Return Loss = -S11 (dB) Gain(Power , 4900.0 5100.0 Stability REV. X1 PSA -5451+ 10/29/2009 Page 2 of 3 MMIC Amplifier PSA , Stability REV. X1 PSA -5451+ 10/29/2009 Page 3 of 3 Mini-Circuits


Original
PDF PSA-5451+ 25degC PSA-5451
PSA-5455

Abstract: 1764 678
Text: MMIC Amplifier PSA -5455+ Typical Performance Data NOTE: Use PDF Bookmarks to view DATA at required conditions Definitions: Input Return Loss = S11 (dB) Gain(Power Gain) = S21 (dB) Reverse , is not limited. REV. X1 PSA -5455+ 11/23/2009 Page 1 of 3 MMIC Amplifier PSA , 2.82 REV. X1 PSA -5455+ 11/23/2009 Page 2 of 3 MMIC Amplifier PSA -5455+ Typical , 3.87 7000.0 3.55 15.59 2.50 9.45 1.13 1.21 35.44 4.14 REV. X1 PSA


Original
PDF PSA-5455+ 25degC PSA-5455 1764 678
NL4601

Abstract: crm-1061 usp VH circuit diagram NL4601-3
Text: Pia X Psa X Pza X P™ X Poa X Pi™ X P*b X Pab X P^b X Pib Q5 X Psa X p Psa X Pza X Pia X Poa X Dina X Psb X P"b X P^fa X Pzb Q6 X Pea X Psa X P Psa X P?a X Pia X P°a X Dina X Psb X Psb X P*b X Psb Qy X P?a X Pea X Psa X P*a X P^a X P?a X Pia X P"a X P?b X Peb X Psb X P*b cout _ r ~L_r~L_T" - 3 , r : a Q Q Q LU co a u- ^ Ll O o _ M D UJ co ^ o D ^ ^ ™ Q Q I > A A Din ® S ®  , X i Ì P3b P4 X j i P*a X i i P^b P5 X I | Psa X | | Psb P6 X i i Pea X i : Peb P7 X I I P7a X i


OCR Scan
PDF E020B NL4601-3 TheNL4601-3 NL4601-3, 50-ohm NL4601 crm-1061 usp VH circuit diagram
2004 - Not Available

Abstract: No abstract text available
Text: SUR0 EDGE0 PSA IAR $00 TMR0 $01 PC $02 STATUS Bit 2 Bit 1 Bit 0 WDTE , :64 1:32 1 1 0 1:128 1:64 1 1 1 1:256 1:128 PSA : Prescaler assignment bit 3 PSA 1 , PSA PSA 1 8-bit prescaler Synchronize with 2 internal cycles ( T2 and T4 ) 8 bit 8 To 1 MUX PS2~PS0 TMR0 Counter 1 2 To 1 MUX 8 bit PSA Data bus 0 WDT time-out , €œ111”. The prescaler can be assigned to either the TMR0 or the WDT via the PSA bit. Note that either WDT or


Original
PDF TM58PC20
2004 - Not Available

Abstract: No abstract text available
Text: Bit 0 WDTE FOSC1 FOSC0 SUR0 EDGE0 PSA A3 A2 A1 A0 D5 D4 D3 D2 D1 D0 , :16 1 0 1 1:64 1:32 1 1 0 1:128 1:64 1 1 1 1:256 1:128 PSA : Prescaler assignment bit 3 PSA 1: Prescaler assigned to WDT 0: Prescaler assigned to TMR0 EDGE0: TMR0 source signal edge , Cycle SUR0 0 1 W DT Timer 2 To 1 MUX 1 0 0 1 2 To 1 MUX 2 to 1 MUX PSA PSA 8-bit prescaler Synchronize with 2 internal cycles ( T2 and T4 ) 8 bit 8 To 1 MUX PS2


Original
PDF TM58PC10
2004 - Not Available

Abstract: No abstract text available
Text: Bit 0 WDTE FOSC1 FOSC0 SUR0 EDGE0 PSA A3 A2 A1 A0 D5 D4 D3 D2 D1 D0 , 1:32 1:16 1 0 1 1:64 1:32 1 1 0 1:128 1:64 1 1 1 1:256 1:128 PSA : Prescaler assignment bit 3 PSA 1: Prescaler assigned to WDT 0: Prescaler assigned to TMR0 EDGE0: TMR0 source , 1 MUX 1 0 0 1 2 To 1 MUX 2 to 1 MUX PSA PSA 8-bit prescaler Synchronize with , 8 bit PSA Data bus WDT time-out Figure 6-1 Block Diagram of the TMR0/WDT Prescaler 12


Original
PDF TM58PC10
Not Available

Abstract: No abstract text available
Text: approximately by formula ; Td = (880 + 92N ps ± 7 0ps) ± 2 5 % SONY SONY C O R P / C O MPONENT , = 0 "C to + 8 5 ‘C, R r = 5 0 fi to Sym bol Input Output T e st Condition TdLH So - S3 , 7 ^ ' V ’ 7 - / '7 T d i r (8 8 0 + 92N p s± 7 0 p s)± 2 5 % D out ( T ) = D in ( T — T o , Time vs. Change in Supply Voltage •i I ' Delay Time Qp / ! — D : J r * i 1! i ? V ; ^ Q d Normalized ;‘^ - r — Dout Qm • t ^ Q p 5 i Q


OCR Scan
PDF 23fl3 0D03fl7b CXB1119Q/Q-Y CXB1119Q 870ps 2240ps 24pin QFP-24M-S01) 32pin QFP-32C-L01)
2005 - Not Available

Abstract: No abstract text available
Text: Bit 3 TYPE SELECT Bit 5 CPT SUR0 EDGE 0 PSA IAR $00 TMR0 $01 PC $02 , 1:128 1:64 1 1 1 1:256 1:128 PSA : Prescaler assignment bit 3 PSA 1: Prescaler assigned to , MUX WDT Timer 0 0 2 To 1 MUX 2 to 1 MUX PSA 1 PSA 8-bit prescaler , bit PSA Data bus 0 2 To 1 MUX WDT time-out Figure 6-1 Block Diagram of the TMR0/WDT , or the WDT via the PSA bit. Note that either WDT or TMR0 can employ the prescaler simultaneously


Original
PDF TM58PC20 100pf 300pf
SN54ABT18640

Abstract: SN74ABT18640 55PHL
Text: such as parallel-signature analysis ( PSA ) on data inputs and pseudo-random pattern generation (PRPG , One of Nine Channels a One of Nine Channels Bypass Register Boundary-Control < r ■1B1 14 , boundary-control register is reset to the binary value 010, which selects the PSA test operation. Run-Test/Idle , specific function is performed in the stable Pause-I R state, in which the TAP control ler can remain , test operations not included in the basic SCOPE™ instruction set. Such operations include PRPG, PSA


OCR Scan
PDF SN54ABT18640, SN74ABT18640 18-BIT SCBS267A-FEBRUARY T772M SN54ABT18640 55PHL
2005 - TM58P10

Abstract: No abstract text available
Text: EDGE0 PSA PS2 PS1 PS0 A4 A3 A2 A1 A0 IAR $00 TMR0 $01 D7 D6 , 0 1:128 1:64 1 1 1 1:256 1:128 PSA : Prescaler assignment bit 3 PSA 1: Prescaler assigned , 1 MUX 2 to 1 MUX PSA PSA 8-bit prescaler Synchronize with 2 internal cycles ( T2 and T4 ) 8 bit 8 To 1 MUX PS2~PS0 TMR0 Counter 1 0 2 To 1 MUX 8 bit PSA Data bus WDT , prescaler can be assigned to either the TMR0 or the WDT via the PSA bit. Note that either WDT or TMR0 can


Original
PDF TM58P10 TM58P10
2004 - TM58P10

Abstract: Tenx Technology bsm b3 DS-TM58P10 200H 800H 11PB7 tmr0
Text: SUR0 EDGE0 PSA PS2 PS1 PS0 A4 A3 A2 A1 A0 IAR $00 TMR0 $01 D7 , :64 1 1 1 1:256 1:128 PSA : Prescaler assignment bit 3 PSA 1: Prescaler assigned to WDT 0 , Cycle SUR0 0 1 WDT Timer 2 To 1 MUX 1 0 0 1 2 To 1 MUX 2 to 1 MUX PSA PSA 8-bit prescaler Synchronize with 2 internal cycles ( T2 and T4 ) 8 bit 8 To 1 MUX PS2~PS0 TMR0 Counter 1 0 2 To 1 MUX 8 bit PSA Data bus WDT time-out Figure 6-1 Block


Original
PDF DS-TM58P10 TM58P10 EN-DS-03-12011 TM58P10 Tenx Technology bsm b3 DS-TM58P10 200H 800H 11PB7 tmr0
2004 - TM58P10

Abstract: No abstract text available
Text: EDGE0 PSA PS2 PS1 PS0 A4 A3 A2 A1 A0 IAR $00 TMR0 $01 D7 D6 , 0 1:128 1:64 1 1 1 1:256 1:128 PSA : Prescaler assignment bit 3 PSA 1: Prescaler assigned , 1 MUX 2 to 1 MUX PSA PSA 8-bit prescaler Synchronize with 2 internal cycles ( T2 and T4 ) 8 bit 8 To 1 MUX PS2~PS0 TMR0 Counter 1 0 2 To 1 MUX 8 bit PSA Data bus WDT , prescaler can be assigned to either the TMR0 or the WDT via the PSA bit. Note that either WDT or TMR0 can


Original
PDF TM58P10 TM58P10
2008 - Not Available

Abstract: No abstract text available
Text: Bit 1 Bit 0 WDTE FOSC1 FOSC0 PSA PS2 PS1 PS0 A6 A5 A4 A3 A2 A1 , 1:16 1 0 1 1:64 1:32 1 1 0 1:128 1:64 1 1 1 1:256 1:128 PSA : Prescaler assignment bit 3 PSA 1: Prescaler assigned to WDT 0: Prescaler assigned to TMR0 EDGE0: TMR0 source signal , assigned to either the TMR0 or the WDT via the PSA bit. Note that either WDT or TMR0 can employ the prescaler simultaneously. The following examples (23) must be executed when changing PSA form TMR0 to the


Original
PDF TM58PC20A DS-TM58PC20A 006DPX2PLS
2004 - Not Available

Abstract: No abstract text available
Text: LV1 LV0 TYPE CPT SUR0 EDGE0 PSA Bit 2 WDTE Bit 1 Bit 0 FOSC1 FOSC0 PS1 PS0 , 1:16 1 0 1 1:64 1:32 1 1 0 1:128 1:64 1 1 1 1:256 1:128 PSA : Prescaler assignment bit 3 PSA 1: Prescaler assigned to WDT 0: Prescaler assigned to TMR0 EDGE0: TMR0 source signal , 1 0 0 1 2 To 1 MUX 2 to 1 MUX PSA PSA 8-bit prescaler Synchronize with 2 , PSA Data bus WDT time-out Figure 6-1 Block Diagram of the TMR0/WDT Prescaler 18 tenx


Original
PDF TM58P20
2005 - TM58P10

Abstract: No abstract text available
Text: LV1 TYPE CPT WDTE LV0 Bit 1 Bit 0 FOSC1 FOSC0 SUR0 EDGE0 PSA PS2 PS1 , 0 1 1:64 1:32 1 1 0 1:128 1:64 1 1 1 1:256 1:128 PSA : Prescaler assignment bit 3 PSA , 1 MUX 2 to 1 MUX PSA PSA 8-bit prescaler Synchronize with 2 internal cycles ( T2 and T4 ) 8 bit 8 To 1 MUX PS2~PS0 TMR0 Counter 1 0 2 To 1 MUX 8 bit PSA Data bus WDT , prescaler can be assigned to either the TMR0 or the WDT via the PSA bit. Note that either WDT or TMR0 can


Original
PDF TM58P10 TM58P10
2004 - Not Available

Abstract: No abstract text available
Text: LV1 LV0 TYPE CPT SUR0 EDGE0 PSA Bit 2 WDTE Bit 1 Bit 0 FOSC1 FOSC0 PS1 PS0 , 1:16 1 0 1 1:64 1:32 1 1 0 1:128 1:64 1 1 1 1:256 1:128 PSA : Prescaler assignment bit 3 PSA 1: Prescaler assigned to WDT 0: Prescaler assigned to TMR0 EDGE0: TMR0 source signal , 1 0 0 1 2 To 1 MUX 2 to 1 MUX PSA PSA 8-bit prescaler Synchronize with 2 , PSA Data bus WDT time-out Figure 6-1 Block Diagram of the TMR0/WDT Prescaler 18 tenx


Original
PDF TM58P20
2009 - Not Available

Abstract: No abstract text available
Text: Bit 1 Bit 0 WDTE FOSC1 FOSC0 PSA PS2 PS1 PS0 A6 A5 A4 A3 A2 A1 , 1 1 0 1:128 1:64 1 1 1 1:256 1:128 PSA : Prescaler assignment bit 3 PSA 1: Prescaler , assigned to either the TMR0 or the WDT via the PSA bit. Note that either WDT or TMR0 can employ the prescaler simultaneously. The following examples (2-3) must be executed when changing PSA form TMR0 to the , „ƒ), Sample S1~S6 R 7.5M 6M 330K 300K 150K 120K 75K 68K 39K 36K C 0.1u 20p


Original
PDF TM58PC20A DS-TM58PC20A MO-015-AH. 006DPX2PLS
2006 - Not Available

Abstract: No abstract text available
Text: TYPE LV1 LV0 CPT SUR0 EDGE0 Bit 2 Bit 1 Bit 0 WDTE FOSC1 FOSC0 PSA PS2 , 1:16 1 0 1 1:64 1:32 1 1 0 1:128 1:64 1 1 1 1:256 1:128 PSA : Prescaler assignment bit 3 PSA 1: Prescaler assigned to WDT 0: Prescaler assigned to TMR0 EDGE0: TMR0 source signal , as “111”. The prescaler can be assigned to either the TMR0 or the WDT via the PSA bit. Note that , when changing PSA form TMR0 to the WDT and form WDT to the TMR0 respectively. These examples can avoid


Original
PDF TM58PC20A MO015-AH.
Supplyframe Tracking Pixel