The Datasheet Archive

Top Results (2)

Part Manufacturer Description Datasheet Download Buy Part
DS28EL15GA+U Maxim Integrated Products IC EEPROM 512BIT 1WIRE 2SFN
DS28EL15GA+T Maxim Integrated Products IC EEPROM 512BIT 1WIRE 2SFN

512-bit Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
2001 - Not Available

Abstract: No abstract text available
Text: ® ST FIVE 508 series Timer/PWMs, ADC, SCI, I2C, SPI TARGET SPECIFICATION 8- BIT INTELLIGENT , s On-chip 8 and 10- bit A/D Converter with 8 channel analog multiplexer and Autocalibration s s , Internal Oscillator ­ External Clock/ Oscillator ­ External RC Oscillator Up to 3 Programmable 16 bit Timer/PWMs with internal 16- bit Prescaler featuring: ­ Mono and 3-phase PWM output ­ Input capture ­ , / 2048/4096 - Timers 2X16- bit 2X16- bit 2X16- bit 2X16- bit 2X16- bit 2X16- bit 2X16- bit 2X16- bit 2X16- bit


Original
PDF
2002 - MB89135L

Abstract: MB89P637 MB89133A MB89131 MB89125A MB89123A MB89121 FR30 MB89P133A MB89XXX
Text: Entire Site Site map Support Microcontrollers F2MC 8 Bit Series 16 Bit Series FR 32- Bit , 3 4 128 (32) 8 Power- Pin Saving Count Modes 2 x 8 bit 11 or 11 1 x 16 bit 3 2 X 8 bit 3 or on-chip STOP 256 11 1 x 16 bit Remote , 16 bit 12 bit CLOCK MB89146 130/A 3 MB89144 120/A 24 768 Programmable , Features 36 1x8 bit 1x8 bit Yes 4x8 bit (A-Version with SLEEP on-chip STOP


Original
PDF 32-Bit MB89xxx MB89121 MB89123A MB89125A MB89131 MB89P131 MB89P985 MB89997 MB90Pxxx MB89135L MB89P637 MB89133A MB89131 MB89125A MB89123A MB89121 FR30 MB89P133A MB89XXX
1998 - TAG 226

Abstract: 0x0000FFFE 0264H MU9C1965A AN-N19 0x02180000
Text: address of the preceding segments. Table 1 shows how a 512-bit data word would be stored in the CAM , bits of the 512-bit word can be arranged to suit the user's own application. Although 16 bits have , array location Table 1: A 512-Bit Data Word Stored in Five Consecutive CAM Locations MUSIC , first CAM word of each 512-bit word is given a NULL value. This NULL value is arbitrary to some extent , are required when the total data word does not fit exactly into whole CAM words. In the case of a 512-bit


Original
PDF AN-N19 MU9C1965A MU9C1965A 128-bit 32-bit TAG 226 0x0000FFFE 0264H AN-N19 0x02180000
2006 - dvi to VGA adapter

Abstract: V7200 dvi dual link V3300 V3400 V5200 V7350
Text: for vertex and pixel shaders · 256MB GDDR3 graphics memory with 512-bit ring bus memory controller , processors, and an ultra efficient 512-bit ring bus memory controller, ATI FireGL V7200 provides the , memory with 512-bit ring-bus memory controller · 128- bit full floating point precision · Native high , 512-bit 41.6 8 1200M 16 9.6G FireGL V7300 512MB 512-bit 41.6 8 1200M 16 FireGL V7350 1GB 512-bit 41.6 8 1200M 16 Stereoscopic 3D Output


Original
PDF 7875FireGLV7200DS 256MB 256MB 512-bit 10-bit 16-bit dvi to VGA adapter V7200 dvi dual link V3300 V3400 V5200 V7350
MCHC705B16N

Abstract: MC705P6ACPE MC705P6ACDWE XC705B32CFNE MC68HC705C8ACFNE MC68HC705B16NCFN MC68HC705SR3CP MC705P6ac MC705P6AMDWE MCHC705B16NVFNE
Text: ç Prev Page Next Page è Microcontrollers ­ 8 and 16 Bit HC705 Family - 8- Bit Features: · 68HC705 CPU with the addition of EPROM memory · Fully static design allowing operation down to DC · 8- bit accumulator · 8- bit index register · 16- bit stack pointer · On-chip oscillator · 16- bit timer with built in prescaler, or 15- bit EPROM/ RAM EEPROM OTP (Bytes) (Bytes) (Bytes) I/O 64 C 176 192 224 , PWM COP - - - - 4-Ch., 8- Bit 4-Ch., 8- Bit 4-Ch., 8- Bit 4-Ch., 8- Bit 4-Ch., 8- Bit 4


Original
PDF HC705 68HC705 16-bit 15-bit 68-PLCC MC68HC11F1CFN2-ND MC68HC11F1CFN3TR-ND MCHC705B16N MC705P6ACPE MC705P6ACDWE XC705B32CFNE MC68HC705C8ACFNE MC68HC705B16NCFN MC68HC705SR3CP MC705P6ac MC705P6AMDWE MCHC705B16NVFNE
77-AH

Abstract: No abstract text available
Text: J T - S Z ' lS » -_ < 2 > 9 « « " » ucTM WUP " 33- BIT SEGM ENT DRIVER WITH DIM M ING , of bito of the 34- bit shift register. Connecting the terminal to the DATA IN terminal on the next , SEMICONDUCTOR GROUP · Shift Register Output Designation First data bit read-in is stored in a shift register #0, the last data bit read-in is stored in a shift register #33. When the shift registers are full , enable (pin 7), and the data word is constructed with 34 bits (including the one self-load bit set to


OCR Scan
PDF 33-BIT SC1187-XX MSC1187-XX 77-AH
16 bit multiplier VERILOG

Abstract: 64 bit multiplier VERILOG design processor using verilog rsa Verilog CS1024-RSA RSA 2048-bit 1024-BIT 1024bit
Text: mod exp per second with exponent: 216 + 1 (Fermat's prime) 354 mod exp per second ( 512-bit , perform 512-bit and 1024- bit computations. (c) 2010 Crack Semiconductor The enhanced 64- bit , the rate of the 32- bit version using the same clock frequency. The 16- bit version will do 512-bit , CS1024-RSA Data Sheet Device Pin Out CS1024-RSA 1024- bit Offload Processor General , exponentiation. Performance Supported Modular Functions: The CS1024-RSA 1024- bit "mod exp" performance


Original
PDF CS1024-RSA 1024-bit 1024-bit 32-bit 512-bit 16 bit multiplier VERILOG 64 bit multiplier VERILOG design processor using verilog rsa Verilog RSA 2048-bit 1024bit
2006 - V7200

Abstract: dvi dual link V3300 V3400 V5200 V7350 ATI TECHNOLOGIES
Text: Model 3.0 support for vertex and pixel shaders · 512MB GDDR3 graphics memory with 512-bit ring bus , engines, 16 pixel shader processors, and an ultra efficient 512-bit ring bus memory controller, ATI , memory with 512-bit ring-bus memory controller · 128- bit full floating point precision · Native high , FireGL V7200 256MB 512-bit 41.6 8 1200M 16 9.6G 8, 10, 16- bit FireGL V7300 512MB 512-bit 41.6 8 1200M 16 9.6G FireGL V7350


Original
PDF FireGLV7300DS 512MB 512MB 512-bit 10-bit 16-bit V7200 dvi dual link V3300 V3400 V5200 V7350 ATI TECHNOLOGIES
1998 - MB89121

Abstract: MB89146 MB89145 MB89144 MB89135A MB89133A MB89131 MB89125A MB89123A MB89XXX
Text: Timer Counter UART Ser. I/O A/D Conv. LCD Contr. 36 - - 2 x 8 bit or 1 x 16 - 1 x 8 bit - - (A-Version with on-chip Remote Contr.) 4.2 (32) 36 - - 2 x 8 bit or 1 x 16 - 1 x 8 bit 4 x 8 bit - (A-Version with on-chip Remote Contr.) 8 (32) 55 3 11 11 3 11 11 2 1 x 8 bit - 2 x 8 bit or 1 x 16 - 1 x 8 bit 8 x10 bit - VFD Driver 4.2 (32) 43 12 - - 2 x 8 bit or 1 x 16 - 1 x


Original
PDF MB89xxx 120/A MB89951 MB89953 MB89965 MB89997 MB89121 MB89146 MB89145 MB89144 MB89135A MB89133A MB89131 MB89125A MB89123A MB89XXX
M58659

Abstract: m58659p MS8659P
Text: MITSUBISHI LSIs MS8659P 512-BIT (32-WORD BY 16- BIT ) ELECTRICALLY ALTERABLE ROM DESCRIPTION , Manufacturer MITSUBISHI LS Is M58659P 512-BIT (32-WORD BY 16- BIT ) ELECTRICALLY ALTERABLE ROM PIN DESCRIPTION , 12-40 ELECTRIC This Material Copyrighted By Its Respective Manufacturer MITSUBISHI LS Is M58659P 512-BIT , MITSUBISHI LS Is M58659P 512-BIT (32-WORD BY 16- BIT ) ELECTRICALLY ALTERABLE ROM TIMING DIAGRAM Accept , C3 l h 512-BIT (32-WORD BY 16- BIT ) ELECTRICALLY ALTERABLE ROM cs : l r ir_rLnJ^-TLTLn Write Mode


OCR Scan
PDF MS8659P 512-BIT 32-WORD 16-BIT) M58659P M58659P 12ELECTRIC M58659 MS8659P
1996 - S-2900A

Abstract: No abstract text available
Text: 5 Dimensions 7 Ordering Informations 8 Characteristics 9 CMOS 512-bit SERIAL E2PROM S-2900A The S-2900A is a wide operating voltage range, low power consumption 2 512-bit E , decode logic GND Figure 2 Seiko Instruments Inc. 1 CMOS 512-bit SERIAL E2PROM S , . CMOS 512-bit SERIAL E2PROM S-2900A DC Electrical Characteristics Table 4 (Ta=-40°C to 85 , . Min. Typ. Max. Unit 8 10 pF pF 3 CMOS 512-bit SERIAL E2PROM S


Original
PDF 512-bit S-2900A S-2900A 64-word
1998 - 78011F

Abstract: 78F0058 78F0988 78f0034 78081 SDIP64 78P083 78p054
Text: 780055 780056 780058 78F0058 78011F 78011F(A) BUS [ Bit ] 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 , NO NO NO NO NO ADC 8*8- bit 8*8- bit 8*8- bit 8*8- bit 8*8- bit 8*8- bit 8*8- bit 8*8- bit 8*10- bit 8*10- bit 8*10- bit 8*10- bit 8*10- bit 8*10- bit 8*10- bit 8*10- bit 8*10- bit 8*10- bit 8*8- bit 8*8- bit 8*8- bit 8*8- bit 8*8- bit 8*8- bit 8*8- bit 8*8- bit DAC NO NO NO NO NO NO NO NO NO NO NO NO NO NO NO NO NO NO 2*8- bit 2*8- bit 2*8- bit 2*8- bit 2*8- bit 2*8- bit NO NO VDD [V] 1.8 - 5.5 1.8 - 5.5 1.8 - 5.5 1.8 - 5.5 1.8


Original
PDF 780021Y 780022Y 780023Y 780024Y 780031Y 780032Y 780033Y 78F0034 780034Y 78F0034Y 78011F 78F0058 78F0988 78081 SDIP64 78P083 78p054
XC68HC705B32CFN

Abstract: MC68HC705P6ACP MC68HC711E9CFN2 MC68HC11F1CFN4 MC68HC711k4cfn4 MC68S711E9CFN2 MC68HC705J1ACP XC68HC705B32CB MC68HC705B16NCFN MC68HC711E9CFN3
Text: Microcontrollers ­ 8 and 16 Bit Features: · 68HC05 CPU with the addition of EPROM memory · Fully static design allowing operation down to DC · 8- bit accumulator · 8- bit index register · 16- bit stack pointer · On-chip oscillator · 16- bit timer with built in prescaler, or 15- bit MFT timer · COP watchdog , Family - 8- Bit B RAM EEPROM (Bytes) (Bytes) 64 - 64 - 64 - 176 - 176 - 192 - , 22 31 31 31 31 31 31 32 32 32 31 21 10 A/D - - - 4-Ch., 8- Bit 4-Ch., 8- Bit 4


Original
PDF 68HC05 16-bit 15-bit HC705 MC68HC908QT1CP MC68HC908QT1CDW MC68HC908QT2CP MC68HC908QT2CDW MC68HC908QT4CP XC68HC705B32CFN MC68HC705P6ACP MC68HC711E9CFN2 MC68HC11F1CFN4 MC68HC711k4cfn4 MC68S711E9CFN2 MC68HC705J1ACP XC68HC705B32CB MC68HC705B16NCFN MC68HC711E9CFN3
54S40

Abstract: No abstract text available
Text: OUT I/O This terminal outputs the data of bit 0 of the 34- bit shift register. Connecting the terminal , 0QGbSG2 7 ■T-52-13-09 FUNCTIONAL DESCRIPTION • Shift Register Output Designation First data bit read-in is stored in shift register #0, the last data bit read-in is stored in shift register #33. When , bits (including the one self-load bit set to logic 1). At the 34th clock pulse, the data Is transferred , mode. 1. The data word consists of 34 bits (including one self-load bit ). To transfer data from the


OCR Scan
PDF MSC1187-XX_ MSC1187-XX 54S40
2010 - sil f330

Abstract: f311 silabs QFP48 square sil f331 C8051F3 C8051F314 CP2112 i2c and spi communication program C8051F563 8051 f310
Text: L 2 010 Mixed-Signal 8- Bit Microcontrollers www.silabs.com/MCU MCU SELECTOR GUIDE , PWM/ INT. (16- BIT ) PCA OSC 85 4 6 ±2% 4 6 ±2% 4 6 ±2% 4 6 ±2% , 85 ADC COMP. 10- bit , 18-ch., 300 ksps 10- bit , 18-ch., 300 ksps 10- bit , 15-ch., 300 ksps 10- bit , 18-ch., 300 ksps 10- bit , 18-ch., 300 ksps 10- bit , 15-ch., 300 ksps 12- bit , 11-ch., 75 ksps 12- bit , 11-ch., 75 ksps 12- bit , 11-ch., 75 ksps 12- bit , 11-ch., 75 ksps 12- bit , 11-ch., 75


Original
PDF SEL-MCU-2010L sil f330 f311 silabs QFP48 square sil f331 C8051F3 C8051F314 CP2112 i2c and spi communication program C8051F563 8051 f310
2001 - Serial Flash pdip

Abstract: ST52F514 512 eeprom dip
Text: ST52F514 ® 8- BIT INTELLIGENT CONTROLLER UNIT (ICU) FAMILY Two Timer/PWMs, ADC, I2C, SPI, SCI , MHz clock frequency s s Programmable Oscillator modes: Peripherals s On-chip 10- bit A/D , high-impedance s High current sink/source in all pins 2 Programmable 16 bit Timer/PWMs with internal 16- bit , EEPROM Timers ADC Comms I/O Package ST52F514Y0py 4K FLASH 512 512 2X16- bit 10- bit 2 Ch SCI I2C 10 Dip/So 16 ST52F514F0py 4K FLASH 512 512 2X16- bit


Original
PDF ST52F514 Serial Flash pdip ST52F514 512 eeprom dip
2006 - V7200

Abstract: V5200 V7350 D-20 V3300 V3400 MAXON ATI 128 pro
Text: Model 3.0 support for vertex and pixel shaders · 1GB GDDR3 graphics memory with 512-bit ring bus , parallel geometry engines, 16 pixel shader processors, and an ultra efficient 512-bit ring bus memory , memory with 512-bit ring-bus memory controller · 128- bit full floating point precision · Native high , 512-bit 41.6 8 1200M 16 9.6G FireGL V7300 512MB 512-bit 41.6 8 1200M 16 FireGL V7350 1GB 512-bit 41.6 8 1200M 16 Stereoscopic 3D Output


Original
PDF FireGLV7350DS 512-bit 10-bit 16-bit V7200 V5200 V7350 D-20 V3300 V3400 MAXON ATI 128 pro
Not Available

Abstract: No abstract text available
Text: CMOS PARALLEL SyncFlFOTM (CLOCKED FIFO) 256 x 18- BIT , 512 x 18- BIT , 1024 x 18- BIT 2048 X 18- BIT & 4096 X 18- BIT FEATURES: · · · · · · · · · · · · 256 x 18- bit memory array (72205B) 512 x 18- bit memory array (72215B) 1024 x 18- bit memory array (72225B) 2048 x 18- bit memory array (72235B) 4096 x 18- bit , . Both FIFOs have 18- bit input and output ports. The input port is controlled by a free-running clock , /72215LB/72225LB/72235LB/72245LB SyncFIFOTM (CLOCKED FIFO) 256 * 18- BIT , 512 X 18- BIT , 1024 X 18- BIT , 2048


OCR Scan
PDF 18-BIT, 18-BIT 18-BIT 72205B) 72215B)
2008 - F0823

Abstract: SOIC 20 pin package TO-8 package Z8 Encore 40 pin pdip
Text: High-Performance 8- Bit Microcontrollers ® Z8 Encore! XP F0823 Series Product Brief , RAM Up to 8 10- Bit ADC Channels Two 16- Bit Timers/PWM 5 MHz eZ8TM CPU On-Chip Debugger , capability. The UART baud rate generator (BRG) can be configured and used as a basic 16- bit timer. The new , Zilog's Z8 Encore! XP® Z8F0823 Series Flash microcontrollers are based on Zilog's 8- bit eZ8 CPU core , Encore! Z8F0823 Series features up to 8 single-ended channels of 10- bit analog-to-digital conversion


Original
PDF F0823 PB016509-0508 10-Bit 16-Bit SOIC 20 pin package TO-8 package Z8 Encore 40 pin pdip
Not Available

Abstract: No abstract text available
Text: July 1998 S E M I C O N D U C T O R TM NM24C00 - 512-Bit Standard 2-Wire Bus Interface , DS500068-1 © 1998 Fairchild Semiconductor Corporation 1 www.fairchildsemi.com NM24C00 - 512-Bit , Density - Interface 2 www.fai rchi Idsemi .com NM24C00 - 512-Bit , for TA = 25°C and nominal supply voltage (5V). 3 www.fai rchi Idsemi .com NM24C00 - 512-Bit , -5 www.fairchildsemi.com NM24C00 - 512-Bit Standard 2-Wire Bus Interface Serial EEPROM Read and Write Cycle Limits


OCR Scan
PDF NM24C00 512-Bit 500pA
44PIN

Abstract: MSC1187
Text: SflE T> ■L724E4G DOmSHI 77fl Semiconductor I OKI J MSC1187-XX OKI SEMICONDUCTOR GROUP 33- BIT , .1 DATA LATCH bit33 bit1 bit O 33bit SHIFT REGISTER 5 i LOGARITHM COUNTER LOGARITHM CLOCK DATA , of the 34- bit shift register. Connecting the terminal to the DATA IN terminal on the next stage , bit read-in is stored in a shift register #0, the last data bit read-in is stored in a shift register , 34 bits (including the one self-load bit set to logic 1). At the 34th clock pulse, the data is


OCR Scan
PDF L724E4G MSC1187-XX 33-BIT MSC1187-XX 44PIN MSC1187
2010 - sil f330

Abstract: sil f331 SIL T630 8051 f310 SIL F330 QFN20 C8051T602 C8051F350DK C8051F120DK C8051F544 C8051F360 samples
Text: L 2 010 Mixed-Signal 8- Bit Microcontrollers www.silabs.com/MCU MCU SELECTOR GUIDE , PWM/ INT. (16- BIT ) PCA OSC 85 4 6 ±2% 4 6 ±2% 4 6 ±2% 4 6 ±2% , 85 ADC COMP. 10- bit , 18-ch., 300 ksps 10- bit , 18-ch., 300 ksps 10- bit , 15-ch., 300 ksps 10- bit , 18-ch., 300 ksps 10- bit , 18-ch., 300 ksps 10- bit , 15-ch., 300 ksps 12- bit , 11-ch., 75 ksps 12- bit , 11-ch., 75 ksps 12- bit , 11-ch., 75 ksps 12- bit , 11-ch., 75 ksps 12- bit , 11-ch., 75


Original
PDF SEL-MCU-2010L sil f330 sil f331 SIL T630 8051 f310 SIL F330 QFN20 C8051T602 C8051F350DK C8051F120DK C8051F544 C8051F360 samples
1998 - HD4074344S

Abstract: HD4074318S HD40482 h4052 h4334 H4652 H4389 LED DRIVER working of digital watch H400
Text: 29.10.1998 10:38 Uhr Page 5 H400 Series INDEX 4- bit microcontrollers Welcome 2 CPU and , 's 4- bit microcontroller family H400. Hitachi is the third biggest supplier of 4- bit microcontrollers to the european market. Additionally, Hitachi is the sixth biggest supplier for 8- bit microcontrollers (H8/300, H8/300L), the second for 16- bit (H8/300H, H8S) and number 2 for 32- bit RISC , customisation, CPU performance than 4- bit and real the micros have on-chip ROM, or more Ansi-C


Original
PDF h8/400 H40xx H43xx H/400 H46xx H48xx F-78148 E-28036 HD4074344S HD4074318S HD40482 h4052 h4334 H4652 H4389 LED DRIVER working of digital watch H400
Not Available

Abstract: No abstract text available
Text: 5 Dimensions 7 Ordering Informations 8 Characteristics 9 CMOS 512-bit SERIAL E2PROM S-2900A The S-2900A is a wide operating voltage range, low power consumption 2 512-bit E , decode logic GND Figure 2 Seiko Instruments Inc. 1 CMOS 512-bit SERIAL E2PROM S-2900A n , Instruments Inc. CMOS 512-bit SERIAL E2PROM S-2900A n DC Electrical Characteristics Table 4 (Ta , ¾ ¾ ¾ ¾ 8 10 pF pF 3 CMOS 512-bit SERIAL E2PROM S-2900A n AC Electrical


Original
PDF 512-bit S-2900A S-2900A 64-word
1998 - M08A

Abstract: No abstract text available
Text: July 1998 NM24C00 ­ 512-Bit Standard 2-Wire Bus Interface Serial EEPROM General Description , DS500068-1 © 1998 Fairchild Semiconductor Corporation 1 www.fairchildsemi.com NM24C00 ­ 512-Bit , 512-Bit Standard 2-Wire Bus Interface Serial EEPROM Connection Diagrams Ambient Storage , voltage (5V). 3 www.fairchildsemi.com NM24C00 ­ 512-Bit Standard 2-Wire Bus Interface Serial , -5 www.fairchildsemi.com NM24C00 ­ 512-Bit Standard 2-Wire Bus Interface Serial EEPROM Read and Write Cycle Limits


Original
PDF NM24C00 512-Bit NM24C00 compat-3696 M08A
Supplyframe Tracking Pixel