The Datasheet Archive

Top Results (3)

Part Manufacturer Description Datasheet Download Buy Part
485003-1 TE Connectivity Ltd RING 22-18 AWG 0.0195 X 0.5 NPST
TC255PA Texas Instruments TC255P 336- X 244-Pixel CCD Image Sensor
UTX-H2035/100 (639012-000) TE Connectivity (639012-000) CR2-2.5-6/100

485003/CR2/244 Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
anzac 112

Abstract: SW-367 TO53 SW-211 SW-213 SW-161 SW-342 SW-344 SW-121 FP16
Text: -121 10-1000 Si 0.5 60 1.1:1 OPEN TTL DI-1 220. SW-161 20-1500 Si 0.8 60 1.1:1 50 OHM TTL DI-1 244 . SW-211 DC , -341 DC-2000 GaAs 0.4 55 1.2:1 50 OHM Q/-5V CR-2 52. SW-342 DC-2000 GaAs 0.4 40 1.1:1 50 OHM 0/-5V TO-5-4 52. SW-344 DC-2000 GaAs 0.4 55 1.2:1 50 OHM +5/-5V CR-2 52. SW-367 5-2000 GaAs 2.0 75 1.4:1 50 OHM , -1 68. SW-221 DC-4000 GaAs 0.7 55 1.15:1 50 OHM 0/-5V CR-2 52 SW-222 DC-4000 GaAs 0.7 60 1.15:1 OPEN 0/-5V CR-2 51. SW-223 DC-4000 GaAs 0.5 45 1.15:1 OPEN 0/-5V CR-2 51. SW-215 5-4000 GaAs 1.0 60 1.2:1


OCR Scan
PDF SW-121 SW-161 SW-211 DC-2000 SW-213 SW-341 SW-342 anzac 112 SW-367 TO53 SW-344 FP16
anzac 112

Abstract: TO53 anzac sw-112 ANZAC h-81-4 ANZAC h-9
Text: DRIVE (5-9 ) 220. 244 . 52. 52. 52. 52. 52. 723. 230. 220. 28.95 55. 62. 62. 68. 52 51. 51. 271. 271 , CMOS TTL CMOS DI-1 DI-1 TO-5-3 TO-5-3 CR-2 TO-5-4 CR-2 C-47 DI-1 DI-1 CR-3 CR-3 FP-13 FP-13 SF-1 CR-2 CR-2 CR-2 DI-1 DI-1 FP-16 FP-16 SPDT S w itch e s SW-122 SW-162 SW-201 SW-203 SW-224 SW-225 SW , -1 TO-5-3 TO-5-3 TO-5-3 FP-13 C-34 CR-2 CR-3 DI-1 DI-1 FP-16 FP-16 FP-16 FP-16 DI-1 DI-4 DI-1 FP-13 FP-13 CR-3 CR-3 FP-16 FP-16 CR-2 CR-2 CR-2 Dl-1 DI-1 DI-1 DI-1 242. 271. 52. 52. 98. 125. 149. 68. 63


OCR Scan
PDF 5M5177 SW-121 SW-161 SW-211 SW-213 SW-341 SW-342 SW-344 SW-367 SW-111 anzac 112 TO53 anzac sw-112 ANZAC h-81-4 ANZAC h-9
1997 - ITU-R BT.601 to 656 Decoder

Abstract: y718 bt.656 8BIT to ANALOG VIDEO Y719 BT656 avia bt.656 to BT.601 C-Cube AViA Appendix C Summary of Digital Video Standards BT 221 360CB
Text: .656 Standard H=1 1440 1441 1442 1443 H=0 Cb0 Y0 Cr0 Y1 Cb2 Y2 Cr2 Cb718 Y718 Cr718 Y719 1436 , V=1 . 9 Optional Active Video 19 10 262 Top Lines F=0 V=0 244 Top Field Active , BT.656 Standard H=1 1440 1441 1442 1443 H=0 Cb0 Y0 Cr0 Y1 Cb2 Y2 Cr2 Cb718 Y718 Cr718 , .601 Standard HSYNC VSYNC Cb Cb0 Y0 Cr0 Y1 Cb2 Y2 Cr2 Cb718 Y718 Cr718 Y719 1436 1437 1438 1471 1472 1440 1715 0 Line 0 1 2 3 4 5 . 9 32 244 1440 = 720Y + 360Cb + 360Cr Optional


Original
PDF 525-line 625-line Cb718 Cr718 360Cb 360Cr 0x040 0x200. 27-MHz 625-line ITU-R BT.601 to 656 Decoder y718 bt.656 8BIT to ANALOG VIDEO Y719 BT656 avia bt.656 to BT.601 C-Cube AViA Appendix C Summary of Digital Video Standards BT 221 360CB
1997 - ITU-R BT.601 to 656 Decoder

Abstract: ITU-R BT.601 BT656 Y719 4 Signal s ZiVA Appendix C Summary of Digital Video Standards ZiVA bt.656 8BIT to ANALOG VIDEO
Text: Y1 Cb2 Y2 Cr2 Cb718 Y718 Cr718 Y719 1436 1437 1438 1712 1713 1714 1715 0 Line 0 1 2 , 10 262 Top Lines F=0 V=0 244 Top Field Active Area 261 262 263 264 265 V=1 272 . , Y0 Cr0 Y1 Cb2 Y2 Cr2 Cb718 Y718 Cr718 Y719 1436 1437 1438 1724 1425 1726 1727 0 V , ITU-R BT.601 Standard HSYNC VSYNC Cb Cb0 Y0 Cr0 Y1 Cb2 Y2 Cr2 Cb718 Y718 Cr718 Y719 1436 1437 1438 1471 1472 1440 1715 0 Line 0 1 2 3 4 5 . 9 32 244 1440 = 720Y + 360Cb + 360Cr


Original
PDF 525-line 625-line Cb718 Cr718 360Cb 360Cr 0x040 0x200. 27-MHz 625-line ITU-R BT.601 to 656 Decoder ITU-R BT.601 BT656 Y719 4 Signal s ZiVA Appendix C Summary of Digital Video Standards ZiVA bt.656 8BIT to ANALOG VIDEO
2002 - Not Available

Abstract: No abstract text available
Text: 40303.06 FSWLD 3/11/02 3:45 PM Page 244 Cable to Ground Rod - Pictorial Index GROUNDING CR1 Pages 245-246 CR2 Pages 247-248 CR3 Page 248 244 © 2002 Thomas & Betts Corporation. Specifications are subject to change without notice. www.tnb.com Thomas & Betts


Original
PDF
SWT-32

Abstract: s278
Text: DM DU DI-1 Dl 1 CR-3 CR-3 TO-5-3 FP-13 TO-5-3 FP-13 SF-1 Cfl-2 CR-2 CR-2 DM DI-1 FP-16 FP-16 CHIP , -5-3 FP-13 CR-3 CR-3 FP-16 FP-16 CR-2 CR-2 CR-2 Dt-1 DI-1 DI-1 DI-1 CHIP 182 145 153 175 175 177 139 172 , SW - 244 SW -245 SW -247 SW-248 SW-251 SW-252 SW-133 5-1000 10-1500 5-2000 5-2000 5-200C 5-2000 5-2000 , 1.3.1 1.3T 1.3:1 1.3:1 1.3:1 1.3:1 CASE' STYLE FP-2 DI-3 01-3 OI-3 CHIP CR-2 CR-3 PAGE NO. 136 197 198


OCR Scan
PDF SWM21 SV\M61 SW-111 SW-131 SW-209 -209B SW-211 SW-212 S-278* SW-222 SWT-32 s278
1997 - T2466-XV12-A1-7600

Abstract: PEB 2466 equivalent PEB 2466 PEB2466 SICOFI-4
Text: in CR2 tone generator 2 is automatically switched off. But it is necessary to program both bandpass , respective channel during level metering with V+T bit of CR2 . No external components are required to use , reads out CR2 with bit LMR. Bit LMR shows if the level detected is higher or lower than the reference , / dBm0 Hex-Code Level / dBm0 Hex-Code 3.11 3.00 2.89 2.78 2.67 2.56 2.44 2.33 2.21 , 32 (5) ; Read CR2 , CR1, CR0 ; CR2 =04 indicates that the measured level is lower than the reference


Original
PDF T2466-XV12-A1-7600 T2466-XV12-A1-7600 PEB 2466 equivalent PEB 2466 PEB2466 SICOFI-4
MSM7570-01

Abstract: DTMF Tone Decoder vox switch MSM7570 MSM7570L-01 MSM7570L-02 MSM7590 MSM7590L-01
Text: G H F D R 1µ B 10µ 1µ 3V 244 A 1 2 3 4 5 6 7 8 9 10 11 12 , DIN 5V MCK 244 N 244 244 M 244 244 K PDN L J D BCLK XSYNC , PAD R/W CR2 0 1 0 TX ON/OFF TX GAIN2 TX GAIN1 TX GAIN0 RX ON/OFF , 8 A1 0 0 1 1 0 0 1 1 A2 0 0 0 0 1 1 1 1 Register CR0 CR1 CR2 CR3 CR4 , s Step D. PCM CODEC Disabling and Gain Setting The CR2 register sets the gain and enables


Original
PDF MSM7570/90 1-800-OKI-6388 MSM7570-01 DTMF Tone Decoder vox switch MSM7570 MSM7570L-01 MSM7570L-02 MSM7590 MSM7590L-01
2008 - 23 kV rectifier calculation

Abstract: 88842 GP02-40
Text: of the input voltage. RS CR2 C1 Vm sin t CR1 C2 RL ± 2 Vm as RL 00 Figure , voltage, in series with the voltage of C1 (VC1 = Vm), charges capacitor C2 through rectifier CR2 to the , Circuits. Half-Wave Voltage Doubler RS Vm sin t C1 a C3 b CR1 CR2 CR3 RL ± 3 , C2 is charged through rectifier CR2 to a voltage of Vm. On the positive Document Number: 88842 , (VC1 = Vm), charges capacitor C2 through rectifier CR2 to a voltage of 2 Vm. On the next negative


Original
PDF 23-Jul-08 23 kV rectifier calculation 88842 GP02-40
2003 - GP02-40

Abstract: high voltage CRT transformer sine square multiplier
Text: selecting rectifier diodes for multiplier circuits. CR2 C1 Figure 1A Basic multiplier circuits , (Vc1=Vm), charges capacitor C2 through rectifier CR2 to the desired output voltage of 2Vm. Capacitor C1 , ripple frequency. Document Number 88842 18-Jul-02 C1 CR1 CR2 CR3 RL ±3Vm as RL00 C2 , voltage, capacitor C2 is charged through rectifier CR2 to a voltage of Vm. On the positive half-cycle , voltage, in series with the stored voltage on C1 (Vc1=Vm), charges capacitor C2 through rectifier CR2 to


Original
PDF 18-Jul-02 GP02-40 high voltage CRT transformer sine square multiplier
1997 - FULL WAVE RECTIFIER CIRCUITS

Abstract: GPO2-40 calculating rectifier circuits sine square multiplier VOLTAGE TRIPLER GP02-40
Text: milliamperes. CR2 C1 VmSinwt CR1 RL C2 ±2Vm as RL00 Figure 1A Basic multiplier , multiplier circuits. C1 C3 a b VmSinwt CR2 CR1 CR3 RL ±3Vm as RL00 C2 Figure , capacitor C2 through rectifier CR2 to the desired output voltage of 2Vm. Capacitor C1, which aides in the , negative half-cycle of the input voltage, capacitor C2 is charged through rectifier CR2 to a voltage of , series with the stored voltage on C1 (Vc1=Vm), charges capacitor C2 through rectifier CR2 to a voltage


Original
PDF
1999 - 56KHZ

Abstract: IC CLOCK SEL24 XRT8000 XRT8001 XRT8001ID XRT8001IP
Text: CR0 CR1 CR2 CR3 CR4 CR5 CR6 CR7 Type D4 D3 Register Bit-Format D2 D1 D0 R , ) 1.2.3 Command Register CR2 (Address = 0x02) This bit-field permits the user to enable or disable PLL , CLK1 output pin. These five (5) bitfields within Command Register CR2 are used to define the value of , five (5) bitfields within Command Register CR2 are used to define the value "M" for the CLK1 output , needs to write the value of "K - 1" (in binary format) into Command Register CR2 , as illustrated below


Original
PDF XRT8001 XRT8001 56kHz 384MHz XRT8000 18-Pin IC CLOCK SEL24 XRT8001ID XRT8001IP
Not Available

Abstract: No abstract text available
Text: CR2 CR3 CR4 CR5 CR6 CR7 Type D4 D3 Register Bit-Format D2 D1 DO R/W R/W R , for Frequency Synthesis. 1.2.2 Command Register CR1 (Address = 0x01) 1.2.3 Command Register CR2 , Command Register CR2 are used to define the value of “K” for the CLK1 Output. As a consequence, the , (5) bit­ fields within Command Register CR2 are used to define the value “M” for the CLK1 , €, one needs to write the value of “K -1 ” (in binary format) into Command Register CR2 , as


OCR Scan
PDF XRT8001 XRT8001 56kHz 384MHz XRT8000 18-Pin
628LJN-1471

Abstract: 903-M QFP64-P-1414-0 MSM7661B MSM7661 MSM7660 ITU-R601 FJDL7661B-01 BT601 R601
Text: Cr3 Cr1 Cr7 Cr5 Cr3 Cr1 Cr4 Cb4 Cr4 C4 Cr6 Cr4 Cr2 Cr0 Cr6 Cr4 Cr2 Cr0 Cb3 Cr3 Cb3 Cr3 C3 0 0 0 0 0 0 0 0 Cr2 Cb2 Cr2 Cb2 Cr2 C2 0 0 0 0 0 0 0 0 Cr1 Cb1 Cr1 Cb1 , Cr0 Y1 Cb2 Y2 Cr2 Y3 Y717 Cb718 Y718 Cr718 Y719 INVALID FJDL7661B-01 19 , CLKX2 CLKO HVALID Y(7:0) Y0 Y1 Y2 Y3 C(7:0) Cb0 Cr0 Cb2 Cr2 Y(n) Y(n


Original
PDF MSM7661B FJDL7661B-01 BT601 MSM7661 MSM7660 27MHzSAV 628LJN-1471 903-M QFP64-P-1414-0 MSM7661B MSM7661 MSM7660 ITU-R601 FJDL7661B-01 BT601 R601
1998 - CCIR601

Abstract: MSM7660 MSM7661 MSM7661B QFP64 R601 Y718 ITU-R601
Text: Cr3 Cr2 Cr1 Cr0 Cb7 Cb6 Cb5 Cb4 Cb3 Cb2 Cb1 Cb0 Cr7 Cr6 Cr5 Cr4 Cr3 Cr2 Cr1 Cr0 Cb7 Cb6 Cb5 Cb4 Cb3 Cb2 Cb1 Cb0 Cr7 Cr6 Cr5 Cr4 Cr3 Cr2 Cr1 Cr0 C7(MSB) Cb7 Cb6 , Cb3 Cb2 Cr3 Cr2 0 0 0 0 Cb1 Cb0 Cr1 Cr0 0 0 0 0 Cb7 Cb6 Cr7 Cr6 0 0 0 0 Cb5 Cb4 Cr5 Cr4 0 0 0 0 Cb3 Cb2 Cr3 Cr2 0 0 0 0 Cb1 Cb0 Cr1 Cr0 0 0 0 0 , l YCbCr 8 1T CLKX2 HVALID Y (7:0) INVALID Cb0 Y0 Cr0 Y1 Cb2 Y2 Cr2 Y3 Y717 Cb718


Original
PDF J2F0009-18-62 MSM7661B MSM7661B MSM7661BNTSCPALITU-R 6018LSI MSM7661BMSM7661n MSM7661 lMSM7660nMSM7661 8bit27MHzSAV, NTSC32 CCIR601 MSM7660 MSM7661 QFP64 R601 Y718 ITU-R601
KCD-A220-BA

Abstract: kopin 0321D cyberdisplay cyberdisplay 320 kopin driver kopin 640 PAL 007 B wqvga controller KCD-A220-BA controller
Text: Cb1 Y2 Cr1 Y3 Cb2 Y4 Cr2 Y5 Cb3 Y6 Y0 Cr0 Y1 Cb1 Y2 Cr1 Y3 Cb2 Y4 Cr2 Y5 Cb3 Y6 Cr2 Y0 Cr0 Y1 Cb1 Y2 Cr1 Y3 Cb2 Y4 Cr2 Y5 Cb3 Cb0 Cb0 Cr0 Cb0 HSdly = "00" Y0 Y0 Cr0 Y1 Cb1 Y2 Cr1 Y3 Cb2 Y4 Cr2 Y5 DIN[7:0] HSdly = "10" HSdly = "11" HSpos = 00H , 10 . . . 242 262 80 243 263 244 264 245 265 246 266 247 267


Original
PDF KCD-A220-BA 113K/152K/230K/308K KCD-A220-BA kopin 0321D cyberdisplay cyberdisplay 320 kopin driver kopin 640 PAL 007 B wqvga controller KCD-A220-BA controller
KCD-A221-BA

Abstract: kopin Kopin a221 cyberdisplay kopin driver kopin 308K cyberdisplay 230K LV kopin wqvga PAL 007 B kopin lcd
Text: ) Cb0 Y1 Cb1 Y2 Cr1 Y3 Cb2 Y4 Cr2 Y5 Cb3 Y6 Y0 Cr0 Y1 Cb1 Y2 Cr1 Y3 Cb2 Y4 Cr2 Y5 Cb3 Y6 Cr2 Y0 Cr0 Y1 Cb1 Y2 Cr1 Y3 Cb2 Y4 Cr2 Y5 Cb3 Cb0 Cb0 Cr0 Cb0 HSdly = "00" Y0 Y0 Cr0 Y1 Cb1 Y2 Cr1 Y3 Cb2 Y4 Cr2 Y5 DIN[7:0] HSdly = "10" HSdly = "11" , 126 126 80 127 127 10 . . . 242 262 80 243 263 244 264 245 265


Original
PDF KCD-A221-BA KCD-A221-BA kopin Kopin a221 cyberdisplay kopin driver kopin 308K cyberdisplay 230K LV kopin wqvga PAL 007 B kopin lcd
2000 - digital closed caption

Abstract: Y717 Y716 Y715 ML6461 CCIR656 y635 ML6460 b2 y635 analog rf delay line
Text: 2T (1,1) 3T CB2 Y2 CR2 Y3 Selectable Delay Synchronization Figure 4. Pixel , CR0 Y1 T 2T (1,1) 3T CB2 Y2 CR2 Y3 Selectable Delay Synchronization , # of Clock Cycles, Q if SELCCIR = 1 if SELCCIR = 0 244 214 252 214 Figure 5. Pixel , 0 if ANALOG_HBLANK = 1 # of Clock Cycles, Q if SELCCIR = 1 if SELCCIR = 0 244 214 252 214 , BL CB0 Y0 BL BL Y0 CR0 BL CB0 CR0 Y1 CB0 Y0 Y1 CB2 Y0 CR0 CB2 Y2 CR0 Y1 Y2 CR2


Original
PDF ML6460 CCIR656 ML6460 CCIR656 27MHz CCIR656, 54MHz digital closed caption Y717 Y716 Y715 ML6461 y635 b2 y635 analog rf delay line
1999 - 24.54MHz VIDEO DECODER

Abstract: schematic diagram tv monitor advance y635 S-AV10 equalizer demodulator sampler processor b2 y635 Y715 schematic diagram of composite video compression Y718 ML6460
Text: Y1 T 2T (1,1) 3T CB2 Y2 CR2 Y3 Selectable Delay Synchronization Figure , (0,1) (1,0) Y0 CR0 Y1 T 2T (1,1) 3T CB2 Y2 CR2 Y3 Selectable , ANALOG_HBLANK = 1 # of Clock Cycles, Q if SELCCIR = 1 if SELCCIR = 0 244 214 252 214 Figure 5. Pixel , 0 if ANALOG_HBLANK = 1 # of Clock Cycles, Q if SELCCIR = 1 if SELCCIR = 0 244 214 252 214 , Y1 Y2 CR2 Y1 CB2 CR2 Y3 CB2 Y2 Figure 7. Pixel Synchronization. For External Mode, Active


Original
PDF ML6460 CCIR656 ML6460 CCIR656 27MHz CCIR656, 54MHz DS6460-01 24.54MHz VIDEO DECODER schematic diagram tv monitor advance y635 S-AV10 equalizer demodulator sampler processor b2 y635 Y715 schematic diagram of composite video compression Y718
RECTIFIER DIODES ON Semiconductor 532

Abstract: functions of multiplier and how it can be developed
Text: Ci CR2 Systems designs frequently call for a high voltage, low current power source that needs , voltage, in series with the voltage of C1 (Vc1=Vm), charges capacitor C2 through rectifier CR2 to the , charged through rectifier CR2 to a voltage of Vm. On the positive half-cycle, capacitor C1 is also charged , recti fier CR2 to a voltage of 2Vm. On the next negative half-cycle, the charge on C1 is replenished. At , :Vpeuk/Ifsm et/.l RS ( I.4I)(2M)/I5 RS 24.4 ohm Other Parameters - Of lesser significance are the


OCR Scan
PDF
1999 - S-AV10

Abstract: y635 Y716 CR318 ML6461 Y715 ML6460 Y718 VBI encoder b2 y635
Text: Y1 T 2T (1,1) 3T CB2 Y2 CR2 Y3 Selectable Delay Synchronization Figure , (0,1) (1,0) Y0 CR0 Y1 T 2T (1,1) 3T CB2 Y2 CR2 Y3 Selectable , ANALOG_HBLANK = 1 # of Clock Cycles, Q if SELCCIR = 1 if SELCCIR = 0 244 214 252 214 Figure 5. Pixel , 0 if ANALOG_HBLANK = 1 # of Clock Cycles, Q if SELCCIR = 1 if SELCCIR = 0 244 214 252 214 , Y1 Y2 CR2 Y1 CB2 CR2 Y3 CB2 Y2 Figure 7. Pixel Synchronization. For External Mode, Active


Original
PDF ML6461 CCIR656 ML6461 CCIR656 27MHz CCIR656, 54MHz DS6461-01 S-AV10 y635 Y716 CR318 Y715 ML6460 Y718 VBI encoder b2 y635
CCIR601

Abstract: CXD1179Q MSM7660 MSM7661 QFP64 R601 ITU-R601 3044C 1 928 404 773
Text: Y0 Cr7 Cr6 Cr5 Cr4 Cr3 Cr2 Cr1 Cr0 Cb7 Cb6 Cb5 Cb4 Cb3 Cb2 Cb1 Cb0 Cr7 Cr6 Cr5 Cr4 Cr3 Cr2 Cr1 Cr0 Cb7 Cb6 Cb5 Cb4 Cb3 Cb2 Cb1 Cb0 Cr7 Cr6 Cr5 Cr4 Cr3 Cr2 , Y6 Y5 Y4 Y3 Y2 Y1 Y0 Cb5 Cb4 Cr5 Cr4 0 0 0 0 Cb3 Cb2 Cr3 Cr2 0 0 0 0 Cb1 , Cb2 Cr3 Cr2 0 0 0 0 Cb1 Cb0 Cr1 Cr0 0 0 0 0 1 2 3 4 5 6 7 0 , Cr0 Cb2 Cr2 Cb(n) Cr(n) Line Control Timing 23/41 MSM7661 l l Video


Original
PDF J2F0008-28-63 MSM7661 MSM7661 MSM7661NTSCPALITU-R 6018LSI lMSM7660 NTSC32 27MHzNTSC 31818MHzNTSC 75MHzPAL CCIR601 CXD1179Q MSM7660 QFP64 R601 ITU-R601 3044C 1 928 404 773
2013 - Si446x

Abstract: No abstract text available
Text: these pins is suggested. This is inherently supplied by capacitor CR2 of Figure 1. Rev. 0.3 1/13 , Capacitance Between CR1 and CR2 The final step is to properly allocate this total required series capacitive reactance between CR1 and CR2 . There are an infinite number of possible matching networks which achieve a , essentially ac-shorts the RXn pin to GND. Under this condition, it would be possible to set the value of CR2 , allocate the total series capacitive reactance between CR1 and CR2 , the required relationship between LR1


Original
PDF AN643 Si446x/Si4362 Si446x
2000 - HSYNC, VSYNC Clock generator rgb

Abstract: y715 Y716 ML6461 ML6460 CCIR656 b2 y635 y635 Hsync Vsync generator closed caption
Text: Y1 T 2T (1,1) 3T CB2 Y2 CR2 Y3 Selectable Delay Synchronization Figure , (0,1) (1,0) Y0 CR0 Y1 T 2T (1,1) 3T CB2 Y2 CR2 Y3 Selectable , 0 if ANALOG_HBLANK = 1 # of Clock Cycles, Q if SELCCIR = 1 if SELCCIR = 0 244 214 252 214 , SELCCIR = 0 244 214 252 214 Figure 5a. Pixel Synchronization. For Master Mode, Active Edge at , Y1 CB0 Y0 Y1 CB2 Y0 CR0 CB2 Y2 CR0 Y1 Y2 CR2 Y1 CB2 CR2 Y3 CB2 Y2 Figure 7


Original
PDF ML6461 CCIR656 ML6461 CCIR656 27MHz CCIR656, 54MHz HSYNC, VSYNC Clock generator rgb y715 Y716 ML6460 b2 y635 y635 Hsync Vsync generator closed caption
2000 - 1 928 404 773

Abstract: YD 1336
Text: Y1 Y0 Y7 Y6 Y5 Y4 Y3 Y2 Y1 Y0 Cr7 Cr6 Cr5 Cr4 Cr3 Cr2 Cr1 Cr0 1 Y7 Y6 Y5 Y4 Y3 Y2 Y1 Y0 Cb7 Cb6 Cb5 Cb4 Cb3 Cb2 Cb1 Cb0 2 2 Y7 Y6 Y5 Y4 Y3 Y2 Y1 Y0 Cr7 Cr6 Cr5 Cr4 Cr3 Cr2 Cr1 Cr0 3 Y7 Y6 Y5 Y4 Y3 Y2 Y1 Y0 Cb7 Cb6 Cb5 Cb4 Cb3 Cb2 Cb1 Cb0 4 4 Y7 Y6 Y5 Y4 Y3 Y2 Y1 Y0 Cr7 Cr6 Cr5 Cr4 Cr3 Cr2 Cr1 Cr0 5 , Y0 Cb5 Cb4 Cr5 Cr4 0 0 0 0 1 0 YCbCr 4:1:1 format Y7 Y6 Y5 Y4 Y3 Y2 Y1 Y0 Cb3 Cb2 Cr3 Cr2 0 0 0 0 2 , Y7 Y6 Y5 Y4 Y3 Y2 Y1 Y0 Cb5 Cb4 Cr5 Cr4 0 0 0 0 5 4 Y7 Y6 Y5 Y4 Y3 Y2 Y1 Y0 Cb3 Cb2 Cr3 Cr2 0 0 0 0 6


Original
PDF J2F00082863 MSM7661 MSM7661 MSM7661NTSCPALITUR 6018LSI lMSM7660 NTSC32 27MHzNTSC 31818MHzNTSC 75MHzPAL 1 928 404 773 YD 1336
Supplyframe Tracking Pixel