The Datasheet Archive

332MHz Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
2015 - 20WLCSP

Abstract: MKL27Z256VLH4
Text: 1/0 12 - 1 4/0/0/0 - FLL - 32-40kHz/ 3-32MHz 4 22 12/2 F3 , 1 1/0 12 - 1 4/0/0/0 - FLL - 32-40kHz/ 3-32MHz 4 22 12/2 F3 , 1 1/0 12 - 1 4/0/0/0 - FLL - 32-40kHz/ 3-32MHz 4 22 12/2 F3 , 1 1/0 14 - 1 4/0/0/0 - FLL - 32-40kHz/ 3-32MHz 4 28 14/4 F3 , 1 1/0 14 - 1 4/0/0/0 - FLL - 32-40kHz/ 3-32MHz 4 28 14/4 F3


Original
PDF
SM8761

Abstract: SM8761AA SM8761AAS SM8761AB
Text: :10.0dBm 10dB/AT30dB CNF: 33.2MHz SPF:3.3MHz W:A ST 3s D:PK RB3kHz VB1kHz (a) : SS OFF, fin = 33.2MHz MKR:32.434MHz -5.19dBm RL:10.0dBm 10dB/AT30dB CNF: 33.2MHz SPF:3.3MHz W:A ST 3s D:PK RB3kHz VB1kHz (b) MSEL1 = "L"/MSEL0 = "H": down spread -2.8%, fin = 33.2MHz


Original
PDF SM8761 SM8761AA SM8761AB 20MHz 40MHz 12MHz 32MHz SM8761AA SM8761AAS SM8761AB
2011 - Not Available

Abstract: No abstract text available
Text: - 313.2 ~ 332MHz (dB) 10 15 - 332 ~ 400MHz (dB) 35 40 - 400 ~ 1000 MHz


Original
PDF 150MHz MP01171 TA0365A 10dBm 37MHz) 270MHz 306No TA0365A
2012 - KD-VB0F48

Abstract: IT2105FE-33.600MHz 514MH
Text: ~ 322MHz 30 nH 322MHz ~ 332MHz 27 nH 332MHz ~ 337MHz 26 nH 337MHz ~ 343MHz 25 nH 343MHz ~ 350MHz


Original
PDF PL560-08 600MHz PAN1201051 5-Jan-12 KD-VB0F48 PL560-08DC 600MHz. 272MHz IT2105FE-33.600MHz 514MH
2006 - SM8761

Abstract: SM8761AA SM8761AAS SM8761AB 332MHZ
Text: CNF: 33.2MHz SPF:3.3MHz W:A ST 3s D:PK RB3kHz VB1kHz (a) NPC test mode: SS OFF, fin = 33.2MHz MKR:32.434MHz -5.19dBm RL:10.0dBm 10dB/AT30dB CNF: 33.2MHz SPF:3.3MHz W:A ST 3s D:PK RB3kHz VB1kHz (b) MSEL1 = "L"/ MSEL0 = "H": down spread ­2.8%, fin = 33.2MHz Figure 6


Original
PDF SM8761 NC0408BE SM8761AA SM8761AAS SM8761AB 332MHZ
NIPPON CAPACITORS

Abstract: SM8761 SM8761AA SM8761AAS SM8761AB HP10435A
Text: . MKR:33.200MHz 9.37dBm RL:10.0dBm 10dB/AT30dB CNF: 33.2MHz SPF:3.3MHz W:A ST 3s D:PK RB3kHz VB1kHz (a) NPC test mode: SS OFF, fin = 33.2MHz MKR:32.434MHz -5.19dBm RL:10.0dBm 10dB/AT30dB CNF: 33.2MHz SPF:3.3MHz W:A ST 3s D:PK RB3kHz VB1kHz (b) MSEL1 = "L"/ MSEL0 = "H": down spread ­2.8%, fin = 33.2MHz Figure 6. Output spectrum sample Note. The output spectrum


Original
PDF SM8761 NC0408AE NIPPON CAPACITORS SM8761AA SM8761AAS SM8761AB HP10435A
SYR 09

Abstract: A12380 LC72722 A12366 A12365 RDS22 DIP24S LC72722M LC72722PM MFP24
Text: 400 Xtal XIN, XOUTCI120 (XS0) XIN, XOUTCI70 (XS1) TXtal XIN, XOUTfo4. 332MHz , 8.664MHz tSU , .6123-8/16 LC72722, 72722M, 72722PM (7) (1)XS XS04. 332MHz XS18.664MHz XS0 (8) (2)PL0, PL1 PL0


Original
PDF N6123 LC72722 LC72722M LC72722PM LC72722, 72722M, 72722PMEBU LC72722] 500ms) 51min SYR 09 A12380 LC72722 A12366 A12365 RDS22 DIP24S LC72722M LC72722PM MFP24
2010 - TB0626A

Abstract: No abstract text available
Text: Delay ripple (322 - 337MHz) nS - 86 120 Amplitude ripple (327 - 332MHz ) dB - 0.6


Original
PDF MP02960 TB0626A TB0626A
2006 - eyeq2

Abstract: EyeQ1 mobileye 34KMIPS MIPS0-34Kf Camera processors EyeQ1TM CPUs Processors mobile ddr 34Kf
Text: processing system on a chip: 332MHz system clock rate Manufactured with CMOS 90nm-micron technology


Original
PDF MIPS0-34Kf 333MHZ MIPS1-34Kf 512KB 166MHz FLEYE1006 eyeq2 EyeQ1 mobileye 34KMIPS Camera processors EyeQ1TM CPUs Processors mobile ddr 34Kf
2010 - an3202

Abstract: rev counter SPEAr600 004C
Text: able to divide up to 256 times (`/256'). Figure 1. GPT clock sources PLL1 ( 332MHz )/ OSCI (24MHz) HCLK/PCLK prescaler Read_CLK (PCLK) GPT Ch1 PLL1 ( 332MHz ) GPT Ch2 PRSCx_CLK_CFG


Original
PDF AN3202 SPEAr600 an3202 rev counter 004C
SYR 09

Abstract: 40B48 syr 90 TLC 565 DIP24S LC72720Y LC72720YV SSOP30 MB85253 332MHZ
Text: ) XIN, XOUTCI70 (XS1) TXtal XIN, XOUTfo4. 332MHz , 8.664MHz tSU DI, CL 0.75 tHD DI, CL 0.75 , B 2. AB (6) (1)XS XS04. 332MHz XS18.664MHz XS0 No.6488-8/16 LC72720Y, 72720YV (7) (2


Original
PDF LC72720Y LC72720YV LC72720Y, 72720YVEBU 500ms) DIP24S/SSOP30 LC72720Y] LC72720YV] DIP24S 51min SYR 09 40B48 syr 90 TLC 565 DIP24S LC72720Y LC72720YV SSOP30 MB85253 332MHZ
CECL

Abstract: IN26B LC72720N DIP24S LC72720NM MFP24 A06609
Text: V V 4.332 MHz 8.664 CI70 XS1 5.0 unit MHz XIN, XOUTfo4. 332MHz , 8.664MHz , . AB 6 1 XS XS04. 332MHz XS18.664MHz XS0 7 2 PL0PL1 PL0 PL1 0 0/1 1 ARI


Original
PDF LC72720N, LC72720NM-RDS1LSI LC72720N 72720NM 500ms DIP24S/MFP24 LC72720N] 3045B LC72720NM] 51min CECL IN26B LC72720N DIP24S LC72720NM MFP24 A06609
LC72723

Abstract: A11600 LC72723M A11601 TP3250
Text: TXtal XIN, XOUTfo4. 332MHz RDCL tCS RDCL, RDDA RDCLH tCH RDCL RDCLL tCL RDCL tDC RDCL, RDDA


Original
PDF D0898 LC72723 LC72723M LC72723, 72723MRDS 57kHz 100ms) LC72723M] LC72723] 3006B LC72723 A11600 LC72723M A11601 TP3250
2011 - FM34-395

Abstract: ForteMedia FM34 FM34 fortemedia mic echo cancellation audio dual mic non-stationary noise mobile microphone i2s full duplex new bright of microphone
Text: power-down mode Flexible clock sources: 3-32MHz (1 or 2.048MHz steps); Also: 3.6864/7.68/14.4/15.36/16.8


Original
PDF FM34-395 ForteMedia FM34 FM34 fortemedia mic echo cancellation audio dual mic non-stationary noise mobile microphone i2s full duplex new bright of microphone
1999 - Motorola 68060

Abstract: AC137 35542 CPLD 7000 SERIES A54SX16-PQ208 EPM7096QC100-7 XC9500 CPLD
Text: -7 Internal Performance: 45MHz System Performance: 33.2MHz Power Consumption: 1.98W


Original
PDF AC137 Motorola 68060 AC137 35542 CPLD 7000 SERIES A54SX16-PQ208 EPM7096QC100-7 XC9500 CPLD
2010 - Not Available

Abstract: No abstract text available
Text: PCS1P2192A VDP Multiple Pixel Clock Generator Features · Generates multiple clock outputs from 20MHz external reference clock · Input frequency: 20MHz · Output frequencies: o Selectable CLKOUT: 108MHz, 27MHz, 33.2MHz , 85MHz, 65MHz, 25MHz, 45MHz, and 40MHz o REFOUT: 20MHz · Operating Supply Voltage: 3.3V ± 0.3V · Zero ppm frequency synthesis error on all clock outputs · 8-pin SOIC package Product Description The PCS1P2192A is a clock generator that generates multiple selectable pixel clock outputs for


Original
PDF PCS1P2192A 20MHz 20MHz 108MHz, 27MHz, 85MHz, 65MHz, 25MHz, 45MHz, 40MHz
1999 - Motorola 68060

Abstract: SX FPGAs
Text: 33.2MHz 1.98W MaxPlusII DMA Bus interface and control: Two EPM7096QC100-7 2 In te g ra ti n g Mu


Original
PDF
2010 - rev counter

Abstract: 1699 004C
Text: able to divide up to 256 times (`/256'). Figure 1. GPT clock sources PLL1 ( 332MHz )/ OSCI (24MHz) HCLK/PCLK prescaler Read_CLK (PCLK) GPT Ch1 PLL1 ( 332MHz ) GPT Ch2 PRSCx_CLK_CFG


Original
PDF AN3140 rev counter 1699 004C
2010 - Not Available

Abstract: No abstract text available
Text: PCS1P2192A VDP Multiple Pixel Clock Generator Product Description Features • Generates multiple clock outputs from 20MHz external reference clock • Input frequency: 20MHz • Output frequencies: o Selectable CLKOUT: 108MHz, 27MHz, 33.2MHz , 85MHz, 65MHz, 25MHz, 45MHz, and 40MHz o REFOUT: 20MHz • Operating Supply Voltage: 3.3V ± 0.3V • Zero ppm frequency synthesis error on all clock outputs The PCS1P2192A is a clock generator that generates multiple selectable pixel clock outputs for


Original
PDF PCS1P2192A 20MHz 108MHz, 27MHz, 85MHz, 65MHz, 25MHz, 45MHz, 40MHz
block diagram for RDS

Abstract: No abstract text available
Text: , 332MHz oscillator (refer to the circuit example) Open 1 1B7.5kHz clock (reder to the timing diagram


OCR Scan
PDF BU1920F BU1920F 57kHz block diagram for RDS
2010 - Not Available

Abstract: No abstract text available
Text: PCS1P2192A VDP Multiple Pixel Clock Generator Features Generates multiple clock outputs from 20MHz external reference clock Input frequency: 20MHz Output frequencies: o Selectable CLKOUT: 108MHz, 27MHz, 33.2MHz , 85MHz, 65MHz, 25MHz, 45MHz, and 40MHz o REFOUT: 20MHz Operating Supply Voltage: 3.3V ± 0.3V Zero ppm frequency synthesis error on all clock outputs Commercial temperature: 0°C to +85°C 8-pin SOIC package Product Description The PCS1P2192A is a clock generator that generates multiple


Original
PDF PCS1P2192A 20MHz 108MHz, 27MHz, 85MHz, 65MHz, 25MHz, 45MHz, 40MHz
2006 - 2105 8PIN SOIC

Abstract: bascom
Text: ppm frequency synthesis error 108MHz, 27MHz, 33.2MHz , 85MHz, 65MHz, · on all clock outputs


Original
PDF PCS1P2192A 20MHz PCS1P2192A 20MHz 108MHz, 27MHz, 85MHz, 65MHz, 25MHz, 2105 8PIN SOIC bascom
2010 - Not Available

Abstract: No abstract text available
Text: PCS1P2192A VDP Multiple Pixel Clock Generator Features · Generates multiple clock outputs from 20MHz external reference clock · Input frequency: 20MHz · Output frequencies: o Selectable CLKOUT: 108MHz, 27MHz, 33.2MHz , 85MHz, 65MHz, 25MHz, 45MHz, and 40MHz o REFOUT: 20MHz · Operating Supply Voltage: 3.3V ± 0.3V · Zero ppm frequency synthesis error on all clock outputs · Commercial temperature: 0°C to +85°C · 8-pin SOIC package Product Description The PCS1P2192A is a clock generator that generates


Original
PDF PCS1P2192A 20MHz 20MHz 108MHz, 27MHz, 85MHz, 65MHz, 25MHz, 45MHz, 40MHz
2012 - MK10dx128vlh7

Abstract: MK10DX256VLL7 MK10DN64VFT5 MK10DN512VLQ10 CEA-709 MK10DN512VMD10 MK10DX32VLH5 MK10dn128vlh MK10DN512VLK10 MK10DN32VFM5
Text: / 3-32MHz ) Secondary OSC RTC (32KHz Osc, Vbat) RTC_CLKOUT RTC_WAKEUP Hardware Encryption Tamper Detect , Hardware Watchdog PMC MPU DMA MCG OSC (32-40kHz/ 3-32MHz ) Secondary OSC RTC (32KHz Osc, Vbat) RTC_CLKOUT , Software Watchdog Hardware Watchdog PMC MPU DMA MCG OSC (32-40kHz/ 3-32MHz ) Secondary OSC Table continues , MPU DMA MCG OSC (32-40kHz/ 3-32MHz ) YES YES 16ch YES YES YES 16ch YES YES YES 16ch YES YES , Watchdog PMC MPU DMA MCG OSC (32-40kHz/ 3-32MHz ) Secondary OSC RTC (32KHz Osc, Vbat) RTC_CLKOUT RTC_WAKEUP


Original
PDF K10PB in284 MK10dx128vlh7 MK10DX256VLL7 MK10DN64VFT5 MK10DN512VLQ10 CEA-709 MK10DN512VMD10 MK10DX32VLH5 MK10dn128vlh MK10DN512VLK10 MK10DN32VFM5
2010 - i5s2

Abstract: No abstract text available
Text: PCS1P2192A VDP Multiple Pixel Clock Generator Features Product Description · Generates multiple clock outputs from 20MHz external reference clock · Input frequency: 20MHz · Output frequencies: o Selectable CLKOUT: 108MHz, 27MHz, 33.2MHz , 85MHz, 65MHz, 25MHz, 45MHz, and 40MHz o REFOUT: 20MHz · Operating Supply Voltage: 3.3V ± 0.3V · Zero ppm frequency synthesis error on all clock outputs The PCS1P2192A is a clock generator that generates multiple selectable pixel clock outputs for


Original
PDF PCS1P2192A 20MHz 108MHz, 27MHz, 85MHz, 65MHz, 25MHz, 45MHz, 40MHz i5s2
Supplyframe Tracking Pixel