The Datasheet Archive

Top Results (6)

Part Manufacturer Description Datasheet Download Buy Part
D15640-000 TE Connectivity (D15640-000) WCSF-300-28/8-6N-B40
MSP430-3P-MRMIL-430-20DBP-BPKG Texas Instruments 430-20D Bundle Package
TIPD156 Texas Instruments Low-Drift Bidirectional Single-Supply Low-Side Current Sensing Reference Design
1-592624-2 TE Connectivity Ltd TERM JCT,F/B SZ 20D W/57 BUSS
K10P-11D15-6 (6-1393144-0) TE Connectivity (6-1393144-0) K10P-11D15-6=K10/K20
KUP-14D15-6 (1-1393118-8) TE Connectivity (1-1393118-8) KUP-14D15-6=KU

20D-D156 Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
2007 - B560F

Abstract: 20D-UM006 8720MC 2090-UXNFBMP-Sxx tb118 1768-M04SE error code B1609 2099-BM11-S B034 Allen-Bradley 1336
Text: Converting to 20D-D156.20D-D180 (frame 6) Drives PowerFlex 700S (frame 6) Drive ( 20D-D156 is shown , 20D-D156 and 20D-D180 (frame 6) Drives 8.5 (0.33) 381.5 (15.02) 28 (1.10) 325.9 (12.83 , 77 D096 96 120 BM10-S 125 D125 125 D149 149 BM11-S D156 156


Original
PDF 8720MC 8720MC-B014, 8720MC-B021, 8720MC-B027, 8720MC-B034, 8720MC-B042, 8720MC-B048, 8720MC-D065, 8720MC-D078, 8720MC-D097, B560F 20D-UM006 2090-UXNFBMP-Sxx tb118 1768-M04SE error code B1609 2099-BM11-S B034 Allen-Bradley 1336
2008 - 2090-XXNFMF-Sxx

Abstract: servo srm 102 2090-CDNFDMP-Sxx 2090-K6CK-D15M DIN748 SNS-60 8720SM 2090-K6CK 12v DC geared motor 12v 30 RPM DC geared motor
Text: No file text available


Original
PDF 8720SM 8720SM-005, 8720SM-007, 8720SM-011, 8720SM-015, 8720SM-018, 8720SM-022, 8720SM-030, 8720SM-037, 8720SM-045, 2090-XXNFMF-Sxx servo srm 102 2090-CDNFDMP-Sxx 2090-K6CK-D15M DIN748 SNS-60 2090-K6CK 12v DC geared motor 12v 30 RPM DC geared motor
D156

Abstract: SCK D54 hyundai panel 10 d114 lcd display hyundai LCD Hyundai hl1520
Text: 0 0 0 0 1 0 D1 D2 D154 D155 D156 D3 DR SC BU ¡ ¿ A0 A1 A2 A3 , D155 D156 D3 DR SC BU ¡ ¿ A0 A1 A2 A3 A4 A5 A6 A7 Display data 156bits Address 8 bits Control data 4 bits ADDRESS : 41H D1 ~ D156 : Display data Dn(n=1~156)=1 . . . , to D156 ) must be sent. CE SCK SI XX 1 1 0 0 0 0 1 0 D11 D154 D155 D156 D12 D13 DR SC BU ¡ ¿ A0 A1 A2 A3 A4 A5 A6 A7 Display data 146bits


Original
PDF HL15203 HL15203 SEG52 047uF D156 SCK D54 hyundai panel 10 d114 lcd display hyundai LCD Hyundai hl1520
hl15203

Abstract: lcd hyundai d114 d147 lcd hyundai 15 capacitor D105
Text: 1 1 0 0 0 0 1 0 D1 D2 D154 D155 D156 D3 DR SC BU ¡ ¿ A0 , D154 D155 D156 D3 DR SC BU ¡ ¿ A0 A1 A2 A3 A4 A5 A6 A7 Display data 156bits Address 8 bits Control data 4 bits ADDRESS : 41H D1 ~ D156 : Display data Dn(n=1~156)=1 . . , display data (D11 to D156 ) must be sent. CE SCK SI XX 1 1 0 0 0 0 1 0 D11 D154 D155 D156 D12 D13 DR SC BU ¡ ¿ A0 A1 A2 A3 A4 A5 A6 A7 Display data


Original
PDF HL15203 HL15203 SEG52 047uF lcd hyundai d114 d147 lcd hyundai 15 capacitor D105
MUX 74157

Abstract: 74157 mux 74153 mux mux 74153 74298 quad 2 in mux ttl 74157 TTL 74153 74153 8bit 74157 pin diagram pin diagram of 74153
Text: – oa Ma l2a >3a lob lib )2b l3b So Si Za Za Zb zb rm 14 15 2 1 Vcc = Pin 16 GND = Pin 8 D156 , 40 21 45 D150 4L,6B,9B 13 Parallel-in/Parallel-out 54/74298 4 2D Mux ~L 30 21 195 D156 4L,7B,9B 14 Parallel-in/Parallel-out 54LS/74LS298 4 2D Mux ~L 30 21 65 D156 4L,6B,9B 15 Parallel-in/Parallel-out 54LS(2 , -Bit D Flip-Flop 54/74298 4x2 — 1(1) 20 20 — 195 D156 4L,7B,9B 6 4-Bit D Flip-Flop 54LS/74LS298 4x2 — 1 ("L) 20 20 — 65 D156 4L,6B,9B 7 Dual 4-Bit D Latch 9308 8xD 2xL 2x2 AND 15 19 12 300 D151


OCR Scan
PDF 54LS/74LS170, 54LS/74LS670 93L09 54LS/74LS298 93L22, 54S/74S157, 54LS/74LS157, 54S/74S158, 54LS/74LS158, 54S/74S257 MUX 74157 74157 mux 74153 mux mux 74153 74298 quad 2 in mux ttl 74157 TTL 74153 74153 8bit 74157 pin diagram pin diagram of 74153
LC75823

Abstract: LC75823E cr d132 D156 N4801B S15D40 N4801 LC75850 ILC03538 LCD 15.6"
Text: 0 B3 0 A0 0 A1 1 A2 0 A3 D1 D2 D154 D155 D156 DR D3 156 CCB 8 , 0 B3 0 A0 0 A1 1 A2 0 A3 D1 D2 D3 CCB 8 D154 D155 D156 DR 156 SC BU 4 : don't care CCB .41H ILC03542 D1 D156 , , No.4801-6/12 LC75823E, 75823W 63 D156 63 D94 D156 75 8 67 1 0 0 0 0 0 1 0 B0 B1 B2 B3 A0 A1 A2 A3 D94 D95 D96 D154 D155 D156 DR SC


Original
PDF LC75823E, 5823W N4801B LC75823W LC75823 LC75850 ILC03547 LC75823E cr d132 D156 N4801B S15D40 N4801 LC75850 ILC03538 LCD 15.6"
Not Available

Abstract: No abstract text available
Text: AT THE “HIGH” LEVEL Notes: 1. Address: 41H 2. D1 to D156 = Display Data When D1 to D156 are set to “1”, Display is turned ON. When D1 to D156 are set to “0”, Display is turned OFF. 3 , that are being used, the 63 bits of display data (D94 to D156 ) must be sent. Please refer to the , D95 D96 D154 D155 D156 DR SC BU -→ Note: x = Not Relevant , (D1 to D156 , DR, SC and BU). The display is turned off (SG1 to SG52, COM1 to COM3 are all set to


Original
PDF PT6523 PT6523
LC75850E

Abstract: LC75850 3lcd d948 ILC03664 4467A LC75850W SQFP64 ILC03662 384Hz
Text: A0 A1 A2 A3 D1 D2 D3 D4 D5 D6 D154D155 D156 DR SC BU , DR SU BU ILC03666 156 63 . D156 63 (D94 ) 8 bits 63 bits 1 , D98 D99 D154 D155 D156 DR SC BU ILC03667 CCB .`41' D1 D156 . DR SC . 1=1 , D154 D152 D155 D153 D156 S23 S24 D67 D70 D68 D71 D69 D72 S25 S26 D73


Original
PDF LC75850E, 5850W N4467A LC75850E] LC75850W] ILC03671 LC75850E LC75850 3lcd d948 ILC03664 4467A LC75850W SQFP64 ILC03662 384Hz
ci 74174

Abstract: 7475 D flip-flop D flip-flop 74175 pin 74ls175 pin diagram 9374 74175 ttl pin diagram 74116 7477 D latch CI 74LS194 74174
Text: Parallel-in/Parallel-out 54/74298 4 2D Mux ~L 30 21 195 D156 4L,7B,9B 14 Parallel-in/Parallel-out 54LS/74LS298 4 2D Mux ~L 30 21 65 D156 4L,6B,9B 15 Parallel-in/Parallel-out 54LS(2)/74LS395 4 D 4S _r 35 21 , Flip-Flop 54/74298 4x2 — 1(1) 20 20 — 195 D156 4L,7B,9B 6 4-Bit D Flip-Flop 54LS/74LS298 4x2 — 1 ("L) 20 20 — 65 D156 4L,6B,9B 7 Dual 4-Bit D Latch 9308 8xD 2xL 2x2 AND 15 19 12 300 D151 4M,6N,9N 8


OCR Scan
PDF 93L14 54LS/74LS279 54LS/74LS75 93L08, 54LS/74LS77 /74LS573 93L34 54LS/74LS259 93L38 54LS/74LS170 ci 74174 7475 D flip-flop D flip-flop 74175 pin 74ls175 pin diagram 9374 74175 ttl pin diagram 74116 7477 D latch CI 74LS194 74174
74ls373 parallel port

Abstract: d92 02 74175 ttl pin diagram 74ls175 pin diagram 74198 74198 ttl D173 9z17 74LS194 93L38
Text: 4L,6B,9B 13 Parallel-in/Parallel-out 54/74298 4 2D Mux ~L 30 21 195 D156 4L,7B,9B 14 Parallel-in/Parallel-out 54LS/74LS298 4 2D Mux ~L 30 21 65 D156 4L,6B,9B 15 Parallel-in/Parallel-out 54LS(2)/74LS395 4 D , -Bit D Flip-Flop 54/74298 4x2 — 1(1) 20 20 — 195 D156 4L,7B,9B 6 4-Bit D Flip-Flop 54LS/74LS298 4x2 — 1 ("L) 20 20 — 65 D156 4L,6B,9B 7 Dual 4-Bit D Latch 9308 8xD 2xL 2x2 AND 15 19 12 300 D151


OCR Scan
PDF 54LS/74LS541 54LS/74LS78 54LS/74LS168, 54LS/74LS169 54LS/74LS490 54LS/74LS373 54LS/74LS374 54LS/74LS256 /74LS573 93L34 74ls373 parallel port d92 02 74175 ttl pin diagram 74ls175 pin diagram 74198 74198 ttl D173 9z17 74LS194 93L38
SC75823E

Abstract: SC75823W SC75823 QFP-64-14 LQFP-64-10X10-0 384Hz S50-S51 LCD 15.6" D156 D106
Text: ~ D156 . . . . Dn (n=1 to 156)=1. . . Dn (n=1 to 156)=0. . . · DR. . . . . , / 63 63 1. DR (D94 ~ D156 ) 1/2 1/3 1/2 1/3 DR 0 1/2 1 1/3 1.3 http , D147 D150 D153 D156 1.3 http: www.silan.com.cn 2007.11.13 15 SC75823 S11 . (S11 , (D1 ~ D156 DR (S1~S52 COM1~COM3 = SC BU) ) ( INH 3) 3 1.3 http


Original
PDF SC75823 SC75823E/W SC75823W LQFP-64-10 SC75823E QFP-64-14 SC75823 LQFP-64-10X10-0 384Hz S50-S51 LCD 15.6" D156 D106
2007 - SC75823E SILAN

Abstract: SC75823E SC75823 SC75823E/W
Text: A3 D1 D2 CCB address 8 bits D3 D154 D155 D156 Display data 156 bits DR SC , address 8 bits D2 D3 D154 D155 D156 Display data 156 bits DR SC BU * Control , to D156 ) must be sent. 8 bits 1 0 B0 B1 0 B2 0 0 67 bits 0 1 0 B3 , D154 D155 D156 DR SC SU * *: don't care REV:1.3 2007.11.13 Page 6 of 15 SC75823 , D77 D78 S52 D154 D155 D156 For example, the table below lists the segment output


Original
PDF SC75823 SC75823E/W LQFP-64-10x10-0 SC75823E SILAN SC75823E SC75823
74157 pin diagram

Abstract: TTL 74153 74s157 pin diagram fairchild 9312 74157 D157 Fairchild 9322 93L09 74S153 93L22
Text: – oa Ma l2a >3a lob lib )2b l3b So Si Za Za Zb zb rm 14 15 2 1 Vcc = Pin 16 GND = Pin 8 D156 , 195 10 D156 4L,7B,9B 13 Quad 2-lnput 54LS/74LS298 Clocked (edge-trigger) X Latched _ _ 20 _ 65 5.0 D156 4L,6B,9B 14 Dual 4-lnput 9309 — fx X 15 — 10 150 10 D155 4L,6B,9B 15 Dual 4-lnput 93L09 â


OCR Scan
PDF 54LS/74LS170, 54LS/74LS670 93L09 54LS/74LS298 93L22, 54S/74S157, 54LS/74LS157, 54S/74S158, 54LS/74LS158, 54S/74S257 74157 pin diagram TTL 74153 74s157 pin diagram fairchild 9312 74157 D157 Fairchild 9322 93L09 74S153 93L22
sc75823e

Abstract: SC75823W SC75823 SC75823E SILAN d147 D100 D154 D155 D156
Text: DI D1 D2 D3 D154 D155 D156 Display data 156 bits CCB address 8 bits DR SC , address 8 bits D2 D3 D154 D155 D156 Display data 156 bits DR SC BU * Control , used 63 bits is display data (D94 to D156 ) must be sent. 8 bits 1 0 B0 B1 0 0 0 , Http: www.silan.com.cn D154 D155 D156 DR SC SU * *: don't care REV:1.3 2007.11.13 Page , S51 D151 D152 D153 S26 D76 D77 D78 S52 D154 D155 D156 For example


Original
PDF SC75823 SC75823E/W sc75823e SC75823W SC75823 SC75823E SILAN d147 D100 D154 D155 D156
pt6523hq

Abstract: sg2323 PT6523LQ PT6523 sg48 SG-44 SG10 D155 PT6523-HQ sg39
Text: CONDITION 2: CLK IS TERMINATED AT THE "HIGH" LEVEL Notes: 1. Address: 41H 2. D1 to D156 = Display Data When D1 to D156 are set to "1", Display is turned ON. When D1 to D156 are set to "0", Display is , 63 segments that are being used, the 63 bits of display data (D94 to D156 ) must be sent. Please , 0 D94 D95 D96 D154 D155 D156 DR SC BU - Note: x = Not , first applied, the PT6523 internal data are not defined (D1 to D156 , DR, SC and BU). The display is


Original
PDF PT6523 PT6523 MS-026 pt6523hq sg2323 PT6523LQ sg48 SG-44 SG10 D155 PT6523-HQ sg39
74153 mux

Abstract: MUX 74157 74174 shift register 74157 mux CI 74151 mux 74153 74LS152 D flip-flop 74175 pin 74152 mux MUX 74151
Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS D154 54/74170, 54LS/74LS170, 54LS/74LS670 12 15 1 2 3 hiii 7 I I I I 11 10 9 7 6 Vcc = Pin 16 GND = Pin 8 DIGITAL -TTL D155 Ew Dl d2 D3 D4 14- Wa 13- Wb 13- 5- Ra 3- 4- Rb Er Oi 02 03 04 9309, 93L09 12 11 10 9 III! 4 5 6 7 IMI ■oa Ma l2a >3a lob lib )2b l3b So Si Za Za Zb zb rm 14 15 2 1 Vcc = Pin 16 GND = Pin 8 D156 , €” 1(1) 20 20 — 195 D156 4L,7B,9B 6 4-Bit D Flip-Flop 54LS/74LS298 4x2 — 1 ("L) 20 20 — 65 D156


OCR Scan
PDF 54LS/74LS170, 54LS/74LS670 93L09 54LS/74LS298 93L22, 54S/74S157, 54LS/74LS157, 54S/74S158, 54LS/74LS158, 54S/74S257 74153 mux MUX 74157 74174 shift register 74157 mux CI 74151 mux 74153 74LS152 D flip-flop 74175 pin 74152 mux MUX 74151
2001 - sanyo lcd driver

Abstract: d2493 SN 0203 LC75850E LC75850W SQFP64 Sanyo LC75850E
Text: allocation method.Sixty three segments are allocated starting at D156 . No.4467­5/11 LC75850E, 75850W · CCB address . 41 · D1 to D156 . Display data · DR , D156 No.4467­6/11 LC75850E, 75850W 1/2 Bias, 1/3 Duty Drive Technique COM1 COM2 COM3 , internal data (D1 to D156 , DR, SC, and BU) is undefined when power is first applied, INH should be set low


Original
PDF ENN4467 LC75850E, 5850W LC75850E LC75850W 3159-QIP64E LC75850E] sanyo lcd driver d2493 SN 0203 SQFP64 Sanyo LC75850E
SC75823

Abstract: SC75823A SC75823B QFP-64-14 D156 D155 D154 D103 D100 D117
Text: A0 A1 A2 A3 D1 D2 D3 Display data 156 bits CCB address 8 bits D154 D155 D156 , A1 A2 A3 D1 D2 D3 D154 D155 D156 Display data 156 bits CCB address 8 bits , examples · When 63 segments are used 63 bits is display data (D94 to D156 ) must be sent. 8 bits 67 , D96 D154 D155 D156 DR SC SU * *: don't care Control data function 1. DR: 1/2 , D154 D155 D156 output pin output pin For example, the table below lists the segment


Original
PDF SC75823 SC75823 QFP-64-14x14-0 LQFP-64-10 directFP-64-14 127B0 LQFP-64-10x10-0 SC7523" SC75823A SC75823B QFP-64-14 D156 D155 D154 D103 D100 D117
d1431

Abstract: my143 MO152A D143a D-1431
Text: -152e o ta. CC CA D-156a D-156 o . CC Q D-156e D-156 C A -C om m on A node, CC-Com


OCR Scan
PDF MS14IA MG141A Y14IA MS141C OI41C MG141C Y14IC MG143A MY143A MS143C d1431 my143 MO152A D143a D-1431
d92 02

Abstract: D174 74LSS02 74ls175 pin diagram 74LS164 74LS194 74LS164 PIN DIAGRAM ttl 74175 D172 74LS266
Text: 30 21 195 D156 4L,7B,9B 14 Parallel-in/Parallel-out 54LS/74LS298 4 2D Mux ~L 30 21 65 D156 4L,6B,9B


OCR Scan
PDF 54LS/74LS379 74LS266, 54LS/74LS386 54LS/74LS398 54LS/74LS399 54LS/74LS574 54LS/74LSS02 O0D150 54LS/74LS298 /74LS395 d92 02 D174 74LSS02 74ls175 pin diagram 74LS164 74LS194 74LS164 PIN DIAGRAM ttl 74175 D172 74LS266
2006 - ROSC47k

Abstract: LC75850E LC75850W SQFP64 sanyo panels 38khz d2493
Text: method.Sixty three segments are allocated starting at D156 . No.4467­5/11 LC75850E, 75850W · CCB address . 41 · D1 to D156 . Display data · DR . Drive method selection , D74 D75 S51 D1 51 D152 D153 S26 D76 D77 D 78 S52 D154 D155 D156 , internal data (D1 to D156 , DR, SC, and BU) is undefined when power is first applied, INH should be set low


Original
PDF ENN4467 LC75850E, 5850W LC75850E LC75850W 3159-QIP64E LC75850E] ROSC47k SQFP64 sanyo panels 38khz d2493
d92 02

Abstract: ttl 7497 74ls175 pin diagram 74LS377 D196 D195 D194 D190 D188 D187
Text: 40 21 45 D150 4L,6B,9B 13 Parallel-in/Parallel-out 54/74298 4 2D Mux ~L 30 21 195 D156 4L,7B,9B 14 Parallel-in/Parallel-out 54LS/74LS298 4 2D Mux ~L 30 21 65 D156 4L,6B,9B 15 Parallel-in/Parallel-out 54LS(2


OCR Scan
PDF 54LS/74LS173 54LS/74LS375 54LS/74LS390 54LS/74LS393 hD150 54LS/74LS298 /74LS395 /74LS273 /74LS374 /74LS377 d92 02 ttl 7497 74ls175 pin diagram 74LS377 D196 D195 D194 D190 D188 D187
D206

Abstract: TCXO 12,800 MHz vectron tcxo 16,384 TC-400 B156 TCXO 12.800 MHZ C156A D206 PIN
Text: over 0°C to +70°C D-156 - ±1.5 x 10-6 over -20°C to +70°C D-206 - ±2.0 x 10-6 over -20°C to +70°C F , ±1.5x10-6 over 0°C to +70°C D-156 = ±1.5x10-6 over -20°C to +70°C D-206 = ± 2.0x10-6 over -20°C to +70°C


Original
PDF TC-400 B-106 0x10-6 B-156 5x10-6 C-106 C-156 D-156 D206 TCXO 12,800 MHz vectron tcxo 16,384 TC-400 B156 TCXO 12.800 MHZ C156A D206 PIN
74LS78

Abstract: D flip-flop 74175 pin 93L38 74ls373 74LS374 D190 D150 74LS374 74LS373 74ls373 D Flip-Flop D134
Text: €” 300 D150 4L,6B,9B 5 4-Bit D Flip-Flop 54/74298 4x2 — 1(1) 20 20 — 195 D156 4L,7B,9B 6 4-Bit D Flip-Flop 54LS/74LS298 4x2 — 1 ("L) 20 20 — 65 D156 4L,6B,9B 7 Dual 4-Bit D Latch 9308 8xD 2xL 2x2 AND


OCR Scan
PDF 54LS/74LS541 54LS/74LS78 54LS/74LS168, 54LS/74LS169 54LS/74LS490 54LS/74LS373 54LS/74LS374 54LS/74LS256 /74LS573 93L34 74LS78 D flip-flop 74175 pin 93L38 74ls373 74LS374 D190 D150 74LS374 74LS373 74ls373 D Flip-Flop D134
74198

Abstract: 74LS194 74198 pin diagram 74ls273 fairchild 74LS323 74LS273 D173 D172 54LS 74LS398
Text: 4L,6B,9B 13 Parallel-in/Parallel-out 54/74298 4 2D Mux ~L 30 21 195 D156 4L,7B,9B 14 Parallel-in/Parallel-out 54LS/74LS298 4 2D Mux ~L 30 21 65 D156 4L,6B,9B 15 Parallel-in/Parallel-out 54LS(2)/74LS395 4 D


OCR Scan
PDF 54LS/74LS299 54LS/74LS323 54LS/74LS273 54LS/74LS377 54LS/74LS378 PilliD150 54LS/74LS298 /74LS395 /74LS273 /74LS374 74198 74LS194 74198 pin diagram 74ls273 fairchild 74LS323 74LS273 D173 D172 54LS 74LS398
Supplyframe Tracking Pixel